Project

General

Profile

Bug #10195

Test test_12_04_02_4.v has an error.

Added by Alexey Danilov 7 months ago. Updated 22 days ago.

Status:
Closed
Priority:
Normal
Assignee:
Sergey Smolov
Target version:
0.1
Start date:
04/01/2020
Due date:
% Done:

100%

Estimated time:
Detected in build:
feature/error-module-checker
Platform:
Published in build:
0.1.3-beta-201002

Description

ERROR: Port 'udqm' has been declared two or more times in module 'sms_08b216t0'.

Associated revisions

Revision 9b4d40b3 (diff)
Added by Sergey Smolov 7 months ago

verilog: fix multiple declaration (#10195)

Signed-off-by: Sergey Smolov <>

History

#1

Updated by Sergey Smolov 7 months ago

  • Detected in build changed from git to feature/error-module-checker
  • Target version set to 0.1
  • Assignee set to Sergey Smolov
  • Status changed from New to Open
#2

Updated by Sergey Smolov 7 months ago

  • % Done changed from 0 to 100
  • Status changed from Open to Resolved
#3

Updated by Sergey Smolov 22 days ago

  • Published in build set to 0.1.3-beta-201002
  • Status changed from Resolved to Closed

Also available in: Atom PDF