Project

General

Profile

Bug #10141

check port redeclarations

Added by Sergey Smolov 9 months ago. Updated about 2 months ago.

Status:
Closed
Priority:
Normal
Target version:
Start date:
03/03/2020
Due date:
% Done:

0%

Estimated time:
Detected in build:
master
Platform:
Published in build:
0.1.3-beta-201002

Description

IEEE-1364-2005 12.3.3

If a port declaration includes a net or variable type, then the port is considered completely declared, and it is
an error for the port to be declared again in a variable or net data type declaration. Because of this, all other
aspects of the port shall be declared in such a port declaration, including the signed and range definitions if
needed.
If a port declaration does not include a net or variable type, then the port can be again declared in a net or
variable declaration. If the net or variable is declared as a vector, the range specification between the two
declarations of a port shall be identical. Once a name is used in a port declaration, it shall not be declared
again in another port declaration or in a data type declaration.

History

#1

Updated by Alexey Danilov 8 months ago

  • Status changed from New to Resolved
#2

Updated by Sergey Smolov 7 months ago

  • Status changed from Resolved to Verified
#3

Updated by Sergey Smolov about 2 months ago

  • Published in build set to 0.1.3-beta-201002
  • Status changed from Verified to Closed

Also available in: Atom PDF