

Issues

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
3754	C++TESK Development Environment	Task	Closed	Normal	флаг incomparable в полях сообщений	Sergey Smolov	Sergey Smolov	
5455	Verilog Translator	Task	Closed	Normal	устранить зависимость от ANTLRWorks	Sergey Smolov	Alexander Kamkin	0.1
4005	C++TESK Testing ToolKit	Bug	Rejected	Normal	удалить пустой README	Sergey Smolov	asd ert	1.0
4674	TestBase	Task	New	Normal	Тестовые ситуации	Sergey Smolov	Artem Kotsynyak	0.0
5385	Java SoftFloat	Bug	Closed	Normal	Странная структура директорий проекта	Sergey Smolov	Alexander Kamkin	
3659	C++TESK Development Environment	Task	New	Normal	Соответствие полей классов сообщений и сигналов HDL-модели	Sergey Smolov		
5576	Fortress	Task	Closed	Normal	Calculate data type of expression with BVCONCAT	Sergey Smolov	Andrei Tatarnikov	0.3
3979	Retrascope	Developer Request	Closed	Normal	Реструктурирование проекта	Sergey Smolov	Sergey Smolov	
4337	Retrascope	Task	Closed	Normal	реализовать заглушки для методов преобразования в ограничения	Sergey Smolov	Sergey Smolov	
3973	Fortress	Task	Closed	Normal	Реализовать добавление Variable в Constraint	Sergey Smolov	Sergey Smolov	0.1
3759	C++TESK Development Environment	Task	Feedback	Normal	Разработать демонстрационный пример для структуры соответствия	Sergey Smolov		
3637	Retrascope	Task	Closed	Normal	Пространство состояний	Sergey Smolov	Sergey Smolov	
6394	Local Support Project	Bug	New	Normal	Проект HDL Retrascope: на 17-дюймовом мониторе не масштабируется таблица Задачи	Sergey Smolov	Alexey Demakov	
4580	Retrascope	Task	Closed	Normal	Поместить проект MiniMIPS в share/vhdl	Sergey Smolov	Sergey Smolov	
3565	Local Support Project	Bug	Closed	Normal	Перестали приходить уведомления на почту об изменениях в проектах	Sergey Smolov	Alexey Demakov	
3950	Retrascope	Task	Closed	Normal	Переместить служебные файлы Eclipse	Sergey Smolov	Igor Melnichenko	
3717	C++TESK Development Environment	Bug	Closed	Normal	Переименовать com.unitesk.cpptesk.ide.prototype.presentations в com.unitesk.cpptesk.ide.prototype.ir	Sergey Smolov	Sergey Smolov	
3805	C++TESK Testing ToolKit	Bug	Closed	Normal	Ошибка в QuickReference	Sergey Smolov	Sergey Smolov	
3734	Fortress	Task	Closed	Normal	Операции сравнения для LOGIC-типов	Sergey Smolov	Sergey Smolov	
3694	Fortress	Task	Closed	Normal	Операции сравнения битовых векторов	Sergey Smolov	Andrei Tatarnikov	
4465	Retrascope	Task	Closed	Normal	Объединение присваиваний в базовых блоках	Sergey Smolov	Sergey Smolov	

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
12038	MicroTESK for Plasma	Developer Request	Resolved	Normal	обновление плагина PMD в Gradle	Sergey Smolov	Alexander Protsenko	
5836	Local Support Project	Bug	Resolved	High	не собирается проект на сервере Jenkins	Sergey Smolov	Sergey Smolov	
4991	Retrascope IDE	Bug	Closed	Normal	Не передается путь к HDL-описанию	Sergey Smolov	Alexander Kamkin	
3528	Local Support Project	Bug	Closed	Normal	Не отображается полный адрес svn-репозитория	Sergey Smolov	Alexey Demakov	
3708	Fortress	Task	Closed	Normal	Методы makeNegation, makeConjunction, makeDisjunction класса Constraint	Sergey Smolov	Sergey Smolov	
4363	Retrascope	Task	New	Low	Критерий кластеризации входных сигналов, основанный на GA	Sergey Smolov	Sergey Smolov	2.0
3434	Retrascope	Task	Closed	Normal	Извлечение "протоопераций" из Data Flow Graph	Sergey Smolov	Sergey Smolov	
4004	C++TESK Testing ToolKit	Bug	Closed	Normal	Из build'a пропал скрипт install-eclipse-plugin.sh	Sergey Smolov	Sergey Smolov	1.0
3895	Fortress	Task	Closed	Normal	Дополнительные операции Verilog	Sergey Smolov	Sergey Smolov	
3721	Fortress	Task	Closed	Normal	Дополнительные операции	Sergey Smolov	Sergey Smolov	
3934	Retrascope	Task	Closed	Normal	Дополнительные операции	Sergey Smolov	Sergey Smolov	
2224	C++TESK Development Environment	Task	Closed	Normal	Добавить пункт со сведениями о плагине	Sergey Smolov	Alexander Kamkin	
4175	Fortress	Task	Closed	Normal	Добавить параметризованные операции	Sergey Smolov	Sergey Smolov	0.1
3757	C++TESK Development Environment	Bug	Closed	Normal	Добавить jar-ник SWT в проект com.unitesk.cpptesk.ide.mapper	Sergey Smolov	Sergey Smolov	
3756	C++TESK Development Environment	Task	New	Immediate	Генерация C++ кода для модели сообщений	Sergey Smolov		
4521	Retrascope	Task	New	Low	Входной класс для генератора тестовой последовательности	Sergey Smolov	Sergey Smolov	2.0
3623	C++TESK Development Environment	Task	Closed	Normal	Внутреннее представление для прототипов тестовых систем	Sergey Smolov	Sergey Smolov	
4358	Retrascope	Bug	Closed	Normal	Внести исправления в представление CGA и методы их извлечения	Sergey Smolov	Sergey Smolov	
6106	MicroTESK	Bug	Closed	Normal	zero opcodes for instructions in Tarmac log	Sergey Smolov	Andrei Tatarnikov	2.2
5465	Fortress	Task	Closed	Normal	[z3][solver] solver errors elaboration scheme	Sergey Smolov	Andrei Tatarnikov	0.3
8283	Retrascope	Bug	Closed	Normal	"X <= (others => '0')" should be translated properly when X is bit vector	Sergey Smolov	Sergey Smolov	0.2
7081	Retrascope	Task	Rejected	Normal	xor-composition-printer	Sergey Smolov	Sergey Smolov	0.2
6293	Retrascope	Bug	Closed	Normal	XmlTestParserTestCase: NoSuchMethodException	Sergey Smolov	Igor Melnichenko	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
3624	C++TESK Development Environment	Task	Closed	Normal	XML dumping\parsing	Sergey Smolov	Sergey Smolov	
10041	QEMU4V	Bug	Closed	Normal	wrong names for PowerPC registers in trace	Sergey Smolov	Sergey Smolov	0.3
8957	Verilog Translator	Bug	Closed	High	wrong datatype for arrays	Sergey Smolov	Alexander Kamkin	0.1
9373	QEMU4V	Task	Closed	Normal	write a PowerPC-related chapter to "Getting Started"	Sergey Smolov	Maxim Chudnov	0.3
5142	Retrascope	Task	Closed	Normal	[wiki] Классификация Engine	Sergey Smolov	Sergey Smolov	0.1
6976	Retrascope	Task	Closed	Normal	Wiki update	Sergey Smolov	Sergey Smolov	0.2
5482	Retrascope	Task	Closed	Normal	[wiki] documentation for 0.1-alpha	Sergey Smolov	Sergey Smolov	0.1
6389	Retrascope	Task	Closed	Normal	Wiki documentation about testbench simulation	Sergey Smolov	Sergey Smolov	0.1
9041	Retrascope	Feature	Closed	Normal	when model checker returns an error, print it's log to the Retrascope output	Sergey Smolov	Mikhail Lebedev	1.0
9503	Retrascope	Feature	Closed	Normal	when debug option is enabled, pass it to the model checker as well	Sergey Smolov	Mikhail Lebedev	1.0
10082	Retrascope	Bug	New	Normal	WARNING: Illegal reflective access by org.python.core.PySystemState	Sergey Smolov	Sergey Smolov	1.1
9376	MicroTESK for MIPS	Bug	New	Normal	Warning: Group MIPS64FpuOp contains two items add_fmt and mfc1 with the same opcode 01000100000000000000000000000000	Sergey Smolov	Alexander Kamkin	
2494	CTESK	Bug	New	Normal	warning at build log	Sergey Smolov	Alexey Demakov	
10031	MicroTESK for PowerPC	Bug	New	Normal	WARNING: An illegal reflective access operation has occurred	Sergey Smolov	Alexander Protsenko	0.0
9892	MicroTESK for RISC-V	Bug	Closed	Normal	WARNING: An illegal reflective access operation has occurred	Sergey Smolov	Alexander Protsenko	0.1
9012	Retrascope Test Suite	Bug	Closed	Normal	VisBufferAllocVerilogPrinterTestCase: java.lang.IllegalArgumentException	Sergey Smolov		
4925	Retrascope	Task	Closed	Normal	[vhdI][translator] Обработка непрерывных присваиваний	Sergey Smolov	Sergey Smolov	0.1
4984	Retrascope	Task	Closed	Normal	[vhdI][translator] Группировка неблокирующих присваиваний	Sergey Smolov	Sergey Smolov	0.1
6049	Retrascope	Task	Closed	Normal	VHDL test printer: write documentation to project wiki	Sergey Smolov	Igor Melnichenko	0.1
8260	Retrascope	Feature	Closed	Normal	VHDL record support (non-aggregate case)	Sergey Smolov	Maxim Chudnov	1.0
5175	Retrascope	Task	Closed	Normal	[vhdI][parser] IG array elaboration	Sergey Smolov	Sergey Smolov	0.2
4466	Retrascope	Task	Closed	Normal	[vhdI][parser][cfg] преобразование IGSequentialWait	Sergey Smolov	Sergey Smolov	0.2
3605	Retrascope	Bug	Rejected	Normal	[vhdI][parser][cfg] Zamia не обрабатывает пакеты функций	Sergey Smolov	Sergey Smolov	0.1
5549	Retrascope	Task	Closed	Normal	[vhdI][cfg][parser] add support of instantiation	Sergey Smolov	Sergey Smolov	0.2
10115	Retrascope	Feature	Closed	Normal	'--version' command line option	Sergey Smolov	Sergey Smolov	1.1
5567	Verilog Translator	Bug	Closed	High	VerilogStaticChecker.ExpressionVisitor is not abstract and does not override abstract method getOperandOrder() in ExprTreeVisitor	Sergey Smolov	Alexander Kamkin	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9899	Verilog Translator	Task	Closed	Normal	VerilogPrinter test cases for QUIP benchmarks	Sergey Smolov	Maxim Chudnov	0.1
9726	Retrascope Test Suite	Task	Closed	Normal	VerilogPrinter test cases	Sergey Smolov	Sergey Smolov	
10238	Retrascope	Feature	Closed	Normal	VerilogParser: '--library-file' cmdline option	Sergey Smolov	Sergey Smolov	1.1
5398	Retrascope	Task	Closed	Normal	[verilog][parser][cfg] Преобразование констант в NodeValue	Sergey Smolov	Mikhail Chupilko	0.1
5404	Retrascope	Bug	Closed	Normal	[verilog][parser][cfg] java.lang.IllegalArgumentException: Unsupported data type: UNKNOWN	Sergey Smolov	Alexander Kamkin	0.1
5578	Retrascope	Task	Closed	Normal	[verilog][parser][cfg] add support of multiple assignments	Sergey Smolov	Mikhail Chupilko	0.1
8832	Verilog Translator	Bug	Closed	Normal	verilog/opencores/mips16/IF_stage.v: java.lang.IllegalStateException: Parameter is not a value: (BVSUB 8 1)	Sergey Smolov	Alexander Kamkin	0.1
8865	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_19_11_00_1: java.lang.IllegalArgumentException: Declaration=DECLARATION(), parent=MODULE(m2)	Sergey Smolov	Alexander Kamkin	0.1
8864	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_17_10_02_1_: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
8863	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_17_02_04_4_1: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
8862	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_12_08_02_1: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
8861	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_12_04_03_1: java.lang.IllegalStateException: BigInteger data is not convertible to Boolean.	Sergey Smolov	Alexander Kamkin	0.1
8860	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_12_04_02_4: java.lang.NullPointerException	Sergey Smolov	Alexander Kamkin	0.1
8859	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_12_04_02_3: java.lang.NullPointerException	Sergey Smolov	Alexander Kamkin	0.1
8858	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_12_04_01_2: java.lang.IllegalStateException: Parameter is not a value: (BVZEROEXT 2147483646 i)	Sergey Smolov	Alexander Kamkin	0.1
8857	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_12_02_02_2_1: java.lang.NullPointerException	Sergey Smolov	Alexander Kamkin	0.1
8856	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_10_04_05_1: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
8855	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_10_03_00_5: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
8854	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_05_02_02_2: java.lang.NullPointerException	Sergey Smolov	Alexander Kamkin	0.1
8853	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_05_02_01_2: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
8852	Verilog Translator	Bug	Closed	Normal	VerilogleeeTestCase.runTest_05_01_14_4: java.lang.NullPointerException	Sergey Smolov	Alexander Kamkin	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
8851	Verilog Translator	Bug	Closed	Normal	VerilogTestCases.runTest_05_01_14_3: java.lang.IllegalArgumentException: 0 must be > 0	Sergey Smolov	Alexander Kamkin	0.1
8850	Verilog Translator	Bug	Closed	Normal	VerilogTestCases.runTest_05_01_14_1: java.lang.NullPointerException	Sergey Smolov	Alexander Kamkin	0.1
8849	Verilog Translator	Bug	Closed	Normal	VerilogTestCases.runTest_04_10_01_1 [floating point parameters]: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
11018	Retrascope Test Suite	Task	New	Normal	Verilog duplicate removing	Sergey Smolov	Sergey Smolov	
9296	Verilog Translator	Bug	Closed	High	vcegar-tests/cache_coherence/two_processor_bin_2.v:46: illegal types of "then" and "else" expressions : unsigned word[1] and boolean	Sergey Smolov	Alexander Kamkin	0.1
9176	Retrascope Test Suite	Bug	Closed	Normal	VcegarHddSmvPrinterTestCases: java.lang.IllegalArgumentException: Unknown operation 'BVSDIV'	Sergey Smolov	Mikhail Lebedev	
8990	Verilog Translator	Bug	Closed	High	vcegar-benchmarks/pi_bus/main_1.v: incorrect translation of nested "if" conditions	Sergey Smolov	Alexander Kamkin	0.1
8831	Verilog Translator	Bug	Closed	Normal	vcegar-benchmarks/ipbdp/ipbdp_hier.v: java.lang.IllegalArgumentException: Bit vector sizes do not match: 4 != 32.	Sergey Smolov	Alexander Kamkin	0.1
5420	Retrascope	Task	Closed	Normal	[util] метод fillNodeWithValues заменить на Transformer.substituteAllBindings	Sergey Smolov	Igor Melnichenko	0.1
5005	Retrascope	Bug	Closed	Normal	[util] XmlUtilTest: java.lang.AssertionError	Sergey Smolov	Igor Melnichenko	0.1
5003	Retrascope	Bug	Rejected	Normal	[util] XmlUtilTest.java: java.lang.RuntimeException: An error occurred while trying to resolve a constraint.	Sergey Smolov	Igor Melnichenko	0.1
5755	Retrascope	Task	Closed	Low	use Zamia IG visitors & walkers	Sergey Smolov	Sergey Smolov	0.1
12415	Trace Matcher	Task	New	Normal	use venv to build the tool	Sergey Smolov		
6990	Retrascope IDE	Task	Rejected	Normal	use veditor 1.2.1c	Sergey Smolov	Sergey Smolov	0.1
9191	Retrascope	Task	Closed	Normal	use StringTemplate facilities to generate HDL testbenches	Sergey Smolov	Sergey Smolov	1.0
9217	MicroTESK	Task	Closed	Normal	Use 'ru.ispras.castle.codegen' package classes from Castle	Sergey Smolov		
10058	Retrascope	Task	New	Normal	User documentation	Sergey Smolov	Sergey Smolov	1.2
9291	Retrascope	Task	Closed	Normal	use nuXmv 1.1.1	Sergey Smolov	Sergey Smolov	1.0
10016	Trace Matcher	Task	Closed	Normal	Use Gradle 4.10.3 in build system	Sergey Smolov	Sergey Smolov	0.1
9863	QEMU4V	Task	Closed	Normal	use Gradle 4.10.3	Sergey Smolov	Sergey Smolov	0.3
8288	Retrascope	Task	Closed	Normal	use DFS_NO_RPT walking where it is possible	Sergey Smolov	Sergey Smolov	0.2
10492	Fortress	Task	Closed	Normal	use CVC4 1.8 in testing	Sergey Smolov	Sergey Smolov	0.4
10133	Retrascope	Task	New	Normal	use '-coi' model checker option	Sergey Smolov	Mikhail Lebedev	1.1
9278	Retrascope	Task	Closed	Normal	use CGAA model instead of EFSM-based assertions to get clocks	Sergey Smolov	Mikhail Lebedev	1.0
6301	Retrascope	Task	Closed	Normal	unused code	Sergey Smolov	Sergey Smolov	1.0
9815	Retrascope IDE	Task	New	Normal	uninstaller for Retrascope IDE	Sergey Smolov		0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9333	QEMU4V	Bug	Closed	Normal	unexpected hex value in MIPS trace	Sergey Smolov	Sergey Smolov	0.2
7555	Fortress	Bug	Closed	Normal	unable to create constraint-related junit tests including unused variables	Sergey Smolov	Artem Kotsynnyak	0.4
7772	Fortress	Task	Closed	High	TypeConversion.coerce: transform from MAP to BIT_VECTOR	Sergey Smolov	Sergey Smolov	0.4
9311	Verilog Translator	Task	Closed	High	type casting of expression operands	Sergey Smolov	Sergey Smolov	0.1
9776	Retrascope IDE	Task	Verified	Normal	try to use SVEditor instead of veditor	Sergey Smolov	Maxim Chudnov	0.1
5704	Retrascope	Task	Closed	Normal	try to find a way to remove 'toplevel' option	Sergey Smolov	Sergey Smolov	0.1
5651	Verilog Translator	Task	Closed	Normal	Translate logic operation results into Boolean expressions	Sergey Smolov	Sergey Smolov	0.1
5229	Fortress	Task	Closed	High	[transformer] Упрощение выражений с LOGIC_BOOLEAN	Sergey Smolov	Artem Kotsynnyak	0.3
6352	Fortress	Bug	Closed	High	Transformer.standardize returns 'false' on (AND (EQ a 00) (NOT(EQ a b 00)))	Sergey Smolov	Artem Kotsynnyak	0.4
5447	Fortress	Task	Closed	High	[transformer][ruleset] стандартизация константных выражений вида "x EQ y"	Sergey Smolov	Artem Kotsynnyak	0.3
5419	Fortress	Task	Closed	High	[transformer][ruleset] реализовать правило expr==false -> NOT(expr == true)	Sergey Smolov	Artem Kotsynnyak	0.3
5424	Fortress	Task	Closed	High	[transformer][ruleset] дополнительные правила стандартизации	Sergey Smolov	Artem Kotsynnyak	0.3
5600	Fortress	Task	Closed	High	[transformer][ruleset] implement ITE rules	Sergey Smolov	Artem Kotsynnyak	0.3
7846	Fortress	Task	Rejected	Normal	'Transformer.reduce(Transformer.substitute(expression, name, term))' convenience method	Sergey Smolov		0.4
10819	MicroTESK for PowerPC	Bug	New	Normal	Trace Matcher crashes on QEMU4V empty trace	Sergey Smolov	Sergey Smolov	
8870	QEMU4V	Feature	Closed	Normal	trace generation for RISC-V programs	Sergey Smolov	Sergey Smolov	
8867	QEMU4V	Feature	Closed	Normal	trace generation for PowerPC (32bit) programs	Sergey Smolov	Maxim Chudnov	0.3
8866	QEMU4V	Feature	Closed	Normal	trace generation for MIPS programs	Sergey Smolov	Maxim Chudnov	0.2
8869	QEMU4V	Feature	Closed	Normal	trace generation for Aarch64 programs	Sergey Smolov	Sergey Smolov	
6423	Fortress	Task	Rejected	Low	to_real, to_int, is_int operations	Sergey Smolov	Andrei Tatarnikov	0.4
10081	Retrascope	Bug	Closed	High	tool hangs right after final "Duration: " msg	Sergey Smolov	Sergey Smolov	1.1
5702	Retrascope IDE	Task	New	Normal	[tool] create Retrascope icon	Sergey Smolov		0.1
5251	Retrascope IDE	Task	New	Normal	[tool][configurator] Сохранение конфигураций	Sergey Smolov		0.1
9334	QEMU4V	Bug	Closed	Normal	timestamp reset at MIPS trace	Sergey Smolov	Sergey Smolov	0.2
9175	Retrascope Test Suite	Bug	Closed	Normal	Texas97PdlxCfgGraphMITestCase: NullPointerException	Sergey Smolov	Sergey Smolov	
9172	Retrascope Test Suite	Bug	Closed	Normal	Texas97ParsepackCfgGraphMITestCase: ru.ispras.retrascope.basis.exception.RetrascopeException: Wrong range: 0 < 0 or 7 > 1.	Sergey Smolov	Sergey Smolov	
9011	Retrascope Test Suite	Bug	Closed	Normal	Texas97IFetchVerilogPrinterTestCase: java.lang.IndexOutOfBoundsException: 4294967283 is out of bounds.	Sergey Smolov	Sergey Smolov	
9055	Verilog Translator	Bug	Closed	High	Texas97IFetchVerilogPrinterTestCase: java.lang.IndexOutOfBoundsException: 4294967283 is out of bounds.	Sergey Smolov	Alexander Kamkin	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9010	Retrascope Test Suite	Bug	Closed	Normal	Texas97CacheCoherenceVerilogPrinterTestCase: java.lang.IllegalArgumentException	Sergey Smolov	Sergey Smolov	
6279	Retrascope	Bug	Closed	Normal	TestXmlPrinterTestCase: IllegalArgumentException: Output file name isn't specified	Sergey Smolov	Igor Melnichenko	0.1
5433	Fortress	Task	Closed	Normal	[test] write executable SMT-LIB code at testcase comments	Sergey Smolov	Artem Kotsynyak	0.3
6280	Retrascope	Bug	Closed	Normal	TestVhdlTestbenchPrinterVhdlTestCase: The exception has occurred while printing test pattern file	Sergey Smolov	Igor Melnichenko	0.1
5828	Retrascope	Bug	Closed	Normal	TestVhdlTestbenchPrinterVhdlTestCase -> IllegalArgumentException: Unexpected event value: true	Sergey Smolov	Igor Melnichenko	0.1
5827	Retrascope	Bug	Closed	Normal	TestVhdlTestbenchPrinterDummyTestCase -> NoSuchFileException	Sergey Smolov	Igor Melnichenko	0.1
9566	Retrascope Test Suite	Task	Closed	Normal	tests for Yosys-SMTBMC tool	Sergey Smolov	Sergey Smolov	
9565	Retrascope Test Suite	Task	Closed	Normal	tests for Verilog2SMV tool	Sergey Smolov	Sergey Smolov	
9564	Retrascope Test Suite	Task	Closed	Normal	tests for EBMC tool	Sergey Smolov	Sergey Smolov	
10287	Retrascope	Feature	Closed	Normal	TestModel: keep top level module name & variables	Sergey Smolov	Sergey Smolov	1.1
5709	Retrascope	Bug	Closed	Normal	TestMinimiser.java:43: warning - @param argument "test" is not a parameter name.	Sergey Smolov	Igor Melnichenko	0.1
5443	Retrascope	Bug	Closed	Normal	[test][engine][media] TestVhdlTestbenchPrinterTestCase -> java.lang.RuntimeException: The exception has occurred while printing test pattern file	Sergey Smolov	Igor Melnichenko	0.1
5145	Retrascope	Task	Closed	Normal	[testbench] lface	Sergey Smolov	Sergey Smolov	0.1
6449	Retrascope	Task	New	Low	testbench generator taking test sequences and mappings as inputs	Sergey Smolov	Sergey Smolov	2.0
8846	Verilog Translator	Bug	Closed	Normal	test_19_04_00_3.v: Module 'real_last' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
8847	Verilog Translator	Bug	Closed	Normal	test_17_01_01_2_1.v: Module 'pulldown' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
8848	Verilog Translator	Bug	Closed	Normal	test_07_08_00_1.v: Module 'pullup' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
10121	MicroTESK	Bug	Open	Normal	technical output printing at 'compile.sh' script running with '--help' option	Sergey Smolov	Alexander Kamkin	2.6
7730	MicroTESK	Bug	Closed	High	[armac-logger] missing "<cpu>" tag	Sergey Smolov	Andrei Tatarnikov	2.4
9288	QEMU4V	Bug	Closed	Immediate	/target/mips/translate.c:2617:9: error: 'else' without a previous 'if'	Sergey Smolov	Maxim Chudnov	0.2
9936	Verilog Translator	Bug	Closed	High	tabs in "define" directive cause java.lang.NumberFormatException	Sergey Smolov	Alexey Danilov	0.1
10290	Verilog Translator	Feature	New	Normal	SystemVerilog support	Sergey Smolov		
10202	Verilog Translator	Bug	Closed	Normal	SVA grammar warnings via assembling	Sergey Smolov	Mikhail Lebedev	0.1
10060	Retrascope	Feature	Closed	High	Support SVA properties in CFG model	Sergey Smolov	Sergey Smolov	1.2

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
5569	Retrascope	Task	Closed	Normal	support process variable declarations	Sergey Smolov	Sergey Smolov	0.1
7524	Verilog Translator	Task	Closed	Normal	support for non-zero-starting bit vector variables & signals	Sergey Smolov	Sergey Smolov	0.1
6892	Retrascope	Bug	Closed	Normal	support for non-zero starting bitvectors	Sergey Smolov	Sergey Smolov	0.2
7723	Retrascope	Task	Rejected	Normal	Support for module instances in Verilog descriptions	Sergey Smolov	Sergey Smolov	1.0
9039	Retrascope	Feature	Closed	Normal	Support for designs that assign to variable more than once	Sergey Smolov	Sergey Smolov	1.0
9227	Retrascope	Feature	Closed	High	support for 'BVEXTRACT(x y (SELECT z w))' constructions in left hand sides of assignments	Sergey Smolov	Sergey Smolov	1.0
9310	Retrascope	Task	Closed	Normal	substitute SMT-LIB variables those names are equal to builtin commands	Sergey Smolov	Sergey Smolov	1.0
10502	Verilog Translator	Bug	New	Normal	subbytes.v line 76:13 no viable alternative at input '['	Sergey Smolov	Alexander Kamkin	0.1
5456	Retrascope	Task	Closed	Normal	[structure] Замечания по структуре каталогов	Sergey Smolov	Igor Melnichenko	0.1
5471	Retrascope	Task	Closed	Normal	[structure] Rename *.ing packages	Sergey Smolov	Igor Melnichenko	0.1
5494	Retrascope	Task	Closed	Normal	[structure] remove ru.ispras.retrascope.engine.efsm.testgen.heuristic empty package	Sergey Smolov	Igor Melnichenko	0.1
5481	Retrascope	Task	Closed	Normal	[structure] remove raw packages from main build folder	Sergey Smolov	Sergey Smolov	0.1
5495	Retrascope	Task	Closed	Normal	[structure] move ru.ispras.retrascope.testbench.media package to ru.ispras.retrascope.result.testbench	Sergey Smolov	Igor Melnichenko	0.1
10094	MicroTESK	Bug	Closed	Normal	strange common code at LinkerScript.stg	Sergey Smolov	Alexander Kamkin	2.5
5683	Retrascope	Task	Closed	Normal	STD_LOGIC/STD_ULOGIC processing	Sergey Smolov	Sergey Smolov	0.1
5861	Fortress	Task	Closed	Low	static boolean containsSingleObject(Collection<?> collection)	Sergey Smolov	Andrei Tatarnikov	0.3
6453	Retrascope	Task	Closed	Normal	Statement class for grouping CFG nodes	Sergey Smolov	Sergey Smolov	0.1
6051	Retrascope	Task	Closed	Normal	state-like variable names option	Sergey Smolov	Sergey Smolov	0.1
10099	Trace Matcher	Feature	Resolved	Normal	"--start-addr <hex value>" command line option	Sergey Smolov	Sergey Smolov	0.1
6366	Retrascope	Bug	Rejected	Normal	src/test/vhdl/example/test.vhd: E fsm.UNINITIALISED_STATE isn't supported yet	Sergey Smolov	Igor Melnichenko	0.2
6365	Retrascope	Bug	Closed	Normal	src/test/vhdl/example/example.vhd: IllegalArgumentException	Sergey Smolov	Mikhail Lebedev	0.1
7098	Verilog Translator	Bug	Closed	Normal	src/test/verilog/mips16/data_mem.v: 'mem_access_addr' has null declaration	Sergey Smolov	Sergey Smolov	0.1
6355	Verilog Translator	Bug	Closed	High	src/test/verilog/fifo/fifo_testbench.v: NullPointerException	Sergey Smolov	Alexander Kamkin	0.1
6363	Verilog Translator	Bug	Closed	High	src/test/verilog/fifo0/mem_2p.v: AbstractMethodError	Sergey Smolov	Alexander Kamkin	0.1
6362	Retrascope	Bug	Rejected	Normal	src/test/verilog/adder/adder4_testbench.v: wrong CFG model	Sergey Smolov	Mikhail Chupilko	0.1
6808	Retrascope	Task	Rejected	High	Split CFG processes into independent parts	Sergey Smolov	Sergey Smolov	0.2
3654	C++TESK Development Environment	Task	Closed	High	source code refactoring	Sergey Smolov	Sergey Smolov	

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
4554	Fortress	Task	Closed	Normal	[solver][xml] Метод преобразования ограничения в XML-based String	Sergey Smolov	Andrei Tatarnikov	0.3
8204	Fortress	Feature	Closed	Normal	solver-specific header for generated SMT2 files	Sergey Smolov	Sergey Smolov	0.4
6364	Fortress	Task	Rejected	Low	SolverResult: implement equals\hashCode methods	Sergey Smolov	Andrei Tatarnikov	0.4
5162	Fortress	Bug	Closed	Normal	[solver] ReductionCustomOperationsTestCase -> java.lang.AssertionError	Sergey Smolov	Andrei Tatarnikov	0.3
5466	Fortress	Task	Closed	High	[solver] print the input constraint when solver returns ERROR/UNKNOWN verdict	Sergey Smolov	Andrei Tatarnikov	0.3
4797	Fortress	Bug	Closed	Normal	[solver] NullPointerException when solver is not found	Sergey Smolov	Andrei Tatarnikov	0.3
5318	Fortress	Task	Closed	Low	[solver][expression] Реализовать метод разрешения ограничений SolverResult solve(Constraint constraint)	Sergey Smolov	Andrei Tatarnikov	0.3
4802	Fortress	Task	Closed	Normal	[solver][constraint] создание Constraint без указания variables	Sergey Smolov	Andrei Tatarnikov	0.3
4673	Fortress	Task	Closed	Normal	[solver][constraint] Ограничения без имен	Sergey Smolov	Sergey Smolov	0.3
4813	Fortress	Bug	Closed	High	[solver][constraint] Невозможно создавать тривиальные ограничения	Sergey Smolov	Andrei Tatarnikov	0.3
5464	Fortress	Task	Closed	High	[solver] boolean expressions casting into bit vectors	Sergey Smolov	Andrei Tatarnikov	0.3
7104	Retrascope	Task	Closed	High	smv-test-parser: filter tests	Sergey Smolov	Sergey Smolov	0.2
6447	Retrascope	Task	Closed	Normal	SMV-based counterexamples parser	Sergey Smolov	Mikhail Lebedev	0.2
10001	Fortress	Task	Rejected	Normal	SMT-LIBv2 benchmarks	Sergey Smolov		
4713	Fortress	Task	New	High	SMT-LIB structures	Sergey Smolov	Artem Kotsynyak	0.4
8304	Retrascope	Feature	Rejected	Normal	SLR values number limit	Sergey Smolov	Sergey Smolov	0.2
8433	Trace Matcher	Feature	Closed	Normal	"--skip-equal" command line option	Sergey Smolov	Sergey Smolov	0.1
3716	C++TESK Development Environment	Task	Closed	Normal	Simple XML dumping\parsing test	Sergey Smolov	asd ert	
6059	Retrascope	Task	Closed	Normal	Simple solver for "x && !x" constraints	Sergey Smolov	Sergey Smolov	0.1
5399	Fortress	Task	Closed	Normal	silent & debug mode	Sergey Smolov	Andrei Tatarnikov	0.3
8194	Retrascope	Task	Closed	Normal	Separately solve independent sub-expressions of common AND expression	Sergey Smolov	Sergey Smolov	0.2
9249	Retrascope	Task	Closed	Normal	separate junit test cases for EfsmGraphMIPrinter engine	Sergey Smolov	Sergey Smolov	1.0
9839	Retrascope Test Suite	Task	Rejected	Normal	scripts for commercial FV tools: running	Sergey Smolov	Sergey Smolov	
5547	Retrascope IDE	Bug	New	Normal	save Retrascope result not to ECLIPSE_HOME folder	Sergey Smolov		0.1
5904	Retrascope	Task	Closed	Normal	save junit test results in build/test-results	Sergey Smolov	Sergey Smolov	0.1
7733	Trace Matcher	Task	Closed	Normal	run.bat script for Windows	Sergey Smolov	Sergey Smolov	0.1
9212	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogVisVerilog2SmvTestCase.runTest_Vlunc_vlunc: Module 'transform' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
9222	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogVisVerilog2SmvTestCase.runTest_Sampleq_twoFifo1: java.lang.IllegalStateException: Parameter is not a value: LOGLENGTH	Sergey Smolov	Alexander Kamkin	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9848	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.VerilogVisVerilog2SmvTestCase.runTest_Pci_Bus_Verilog_Mv_files_PciNorm: Function declaration '\$ND' has not been found	Sergey Smolov	Sergey Smolov	0.1
9226	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogVcegarTestCase.runTest_small_pipeline_pipeline_smv:/src/test/verilog/vcegar-tests/small/pipeline/pipeline_smv.v line 38:10 no viable alternative at input 'property'	Sergey Smolov	Mikhail Lebedev	0.1
9223	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogVcegarTestCase.runTest_pj_icu_icct1: ERROR: Declaration of 'clk' has not been found	Sergey Smolov	Mikhail Lebedev	0.1
10237	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogTexas97TestSuite#runTest_Pi_Bus_single_master_main2: ERROR: Cycle inclusion at: '...bus.v'	Sergey Smolov	Alexey Danilov	0.1
9215	Verilog Translator	Bug	Rejected	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_PPC60X_bus_src_mem: Module 'AddrStatus' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
9214	Verilog Translator	Bug	Rejected	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_PPC60X_bus_src_cpu: Module 'AddressTenure' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
9213	Verilog Translator	Bug	Rejected	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_PPC60X_bus_src_arbiter: Module 'ArbiterStatus' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
9231	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_PI_BUS_single_master_master2: java.lang.NullPointerException	Sergey Smolov	Sergey Smolov	0.1
9230	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_PI_BUS_multi_master_bus: java.lang.IllegalArgumentException	Sergey Smolov	Sergey Smolov	0.1
9224	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_PCI_BUS_Verilog_MV_files_PCInorm: ERROR: Function declaration '\$random' has not been found	Sergey Smolov	Alexander Kamkin	0.1
9225	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogTexas97TestCase.runTest_MPEG_prefixcode: ERROR: ../texas97-tests/MPEG/prefixcode.v line 70:8 no viable alternative at input ','	Sergey Smolov	Mikhail Lebedev	0.1
10245	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.VerilogQuipTestSuite#runTest_pci_wbw_wbr_fifos: ERROR: [Internal] null	Sergey Smolov	Alexey Danilov	0.1
10216	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.VerilogQuipTestSuite#runTest_nut_001: java.lang.NullPointerException	Sergey Smolov	Alexey Danilov	0.1
10246	Verilog Translator	Bug	Rejected	Normal	ru.ispras.verilog.parser.VerilogQuipTestSuite#runTest_nut_001: ERROR: Module 'lut_output' has not been found	Sergey Smolov	Alexander Kamkin	0.1
10214	Verilog Translator	Bug	Rejected	Normal	ru.ispras.verilog.parser.VerilogQuipTestSuite#runTest_nut_000: nut_000_lut.v line 7:0 no viable alternative at input 'module'	Sergey Smolov	Sergey Smolov	0.1
10241	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.VerilogQuipTestSuite#runTest_dctub_jpeg: ERROR: ../src/test/verilog/hdl-benchmarks/hdl/quip/oc_video_compression_systems_jpeg/dct_cos_table.v line 1:70 mismatched character '\r' expecting '\n'	Sergey Smolov	Alexander Kamkin	0.1
10131	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.VerilogIwlsTestCase.runTest_iscas_s9234_1: java.lang.OutOfMemoryError: Java heap space	Sergey Smolov	Alexander Kamkin	0.1
9822	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.VerilogleeetestCase.runTest_10_04_04_1: Starting points limit has been exhausted: 513	Sergey Smolov	Sergey Smolov	0.1
9775	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.VerilogleeetestCase.runTest_10_04_04_1: Conversion = ""	Sergey Smolov	Alexander Kamkin	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9773	Verilog Translator	Bug	Rejected	Normal	ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_10_04_03_1: ru.ispras.fortress.expression.NodeOperation cannot be cast to ru.ispras.fortress.expression.NodeValue	Sergey Smolov	Alexander Kamkin	0.1
9202	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.Pjlcuctl1TestCase: java.lang.ArrayIndexOutOfBoundsException: 3	Sergey Smolov	Alexander Kamkin	0.1
9803	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.sample.MulFifoTestCase: NullPointerException at ru.ispras.verilog.parser.elaborator.VerilogElaborator\$1.getNode(VerilogElaborator.java:932)	Sergey Smolov	Alexander Kamkin	0.1
9182	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.MulFifoTestCase: java.lang.IllegalStateException: Parameter is not a value: i	Sergey Smolov	Alexander Kamkin	0.1
9160	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.Mips16CoreTopTestCase: Module 'mips_16_core_top' cannot be found	Sergey Smolov	Alexander Kamkin	0.1
9962	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.Mips16CoreTopTestCase: java.lang.IllegalArgumentException	Sergey Smolov	Alexey Danilov	0.1
9239	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.Mips16CoreTopTestCase: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	0.1
9250	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.IfStageTestCase: src/test/verilog/rest-tests/mips16/IF_stage.v line 31:9 missing KW_BEGIN at 'pc'	Sergey Smolov	Alexander Kamkin	0.1
9802	Verilog Translator	Bug	Closed	Normal	ru.ispras.verilog.parser.sample.FuncTestCase: NullPointerException at ru.ispras.verilog.parser.elaborator.VerilogElaborator.createVariableAndBinding(VerilogElaborator.java:512)	Sergey Smolov	Alexander Kamkin	0.1
8786	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.FifoTestbenchTestCase fails	Sergey Smolov	Sergey Smolov	0.1
9190	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.DescriptorBuffersTestCase: incorrect calculation for string parameter values	Sergey Smolov	Alexander Kamkin	0.1
9282	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.DataMemTestCase: DEBUG: Reduce: (BVEXTRACT 0 7 mem_access_addr)	Sergey Smolov	Alexander Kamkin	0.1
9798	Verilog Translator	Bug	Closed	High	ru.ispras.verilog.parser.sample.Bug9798TestCase: incorrect BVEXTRACT params for bit vector variable with offset	Sergey Smolov	Alexander Kamkin	0.1
5871	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.test.printer.testbench -> ru.ispras.retrascope.engine.test.printer.testbench	Sergey Smolov	Igor Melnichenko	0.1
9482	Retrascope RISC-V Benchmark	Bug	Closed	Normal	ru.ispras.retrascope.sample.VexRiscvVexRiscvGaddTestCase: ERROR: Wrong number of out edges for 'ru.ispras.retrascope.model.cfg.CfgBlockStatement@c219bf5': 2	Sergey Smolov	Sergey Smolov	
10023	Retrascope	Bug	Closed	High	ru.ispras.retrascope.parser.verilog.VerilogParserTestCase: java.lang.Exception: Method runTest should have no parameters	Sergey Smolov	Maxim Chudnov	1.1
5778	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.engine.testbench.TestVhdlTestbenchPrinterTestCase -> java.util.NoSuchElementException	Sergey Smolov	Igor Melnichenko	0.1
9309	Retrascope Test Suite	Bug	Closed	Normal	ru.ispras.retrascope.engine.smv.testbench.sample.vcegar.VcegarPiBusAssertSmvTestbenchTestCase:line 2 column 34: invalid declaration, builtin symbol select	Sergey Smolov	Sergey Smolov	

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9562	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.engine.hldd.printer.smv.usedef.MemStageUseDefSmvPrinterTestCase: model checker crashes without errors in *.smvlog	Sergey Smolov	Mikhail Lebedev	1.0
9066	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.engine.hldd.printer.smv.Texas97HlddSmvPrinterTestCase.runTest: java.lang.NullPointerException	Sergey Smolov	Sergey Smolov	1.0
9071	Retrascope Test Suite	Bug	Open	Normal	ru.ispras.retrascope.engine.hldd.printer.smv.Texas97HlddSmvPrinterTestCase.runTest: java.lang.IllegalArgumentException: Unknown operation 'FUNCTION'	Sergey Smolov	Mikhail Lebedev	
10289	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.engine.hldd.printer.smv.property.HlddPropertySmvPrinterTestCase.runTest: java.lang.OutOfMemoryError: Java heap space	Sergey Smolov	Mikhail Lebedev	1.1
10266	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.engine.hldd.printer.smv.HlddSmvPrinterTestCase.runTest: java.lang.NullPointerException	Sergey Smolov	Mikhail Lebedev	1.1
3980	Retrascope	Bug	Closed	Normal	ru.ispras.retrascope.cfg.lib.examples.FIFOExample.java compilation error	Sergey Smolov	Sergey Smolov	
9203	Retrascope Test Suite	Bug	Closed	Normal	ru.ispras.retrascope.basis.HlddAssertSmvTestbenchBenchmarkTest.runTest: java.lang.IllegalArgumentException: 'benchmarks' field is not initialized.	Sergey Smolov	Mikhail Lebedev	
9387	MicroTESK for PowerPC	Bug	Closed	Normal	ru.ispras.microtesk.model.powerpc.InstructionBPUTestCase: ../microtesk-powerpc/build/test/instruction_bpu/instruction_bpu_0000.s:47: Error: operand out of range (0x00000000000002774 is not between 0x0000000000000000 and 0x0000000000000001	Sergey Smolov	Alexander Protsenko	
9386	MicroTESK for PowerPC	Bug	Closed	High	ru.ispras.microtesk.model.powerpc.InstructionALUTestCase: Assembler messages: ../microtesk-powerpc/build/test/instruction_alu/instruction_alu_0000.s:1: Error: junk at end of line, first unrecognized character is `/'	Sergey Smolov	Sergey Smolov	
9375	MicroTESK for PowerPC	Bug	Closed	Normal	ru.ispras.microtesk.model.powerpc.autogen.GroupTestCase: org.jruby.exceptions.RaiseException: (NoMethodError) undefined method `la' for #<GroupGenTemplate:0x6046f0da>	Sergey Smolov	Alexander Protsenko	
9374	MicroTESK for PowerPC	Bug	Closed	Normal	ru.ispras.microtesk.model.powerpc.autogen.BoundaryTestCase: Simulation failedThe CPR storage is not defined in the model.ru.ispras.microtesk.model.ConfigurationException: The CPR storage is not defined in the model.	Sergey Smolov	Alexander Protsenko	
9437	MicroTESK	Bug	Closed	Normal	ru.ispras.microtesk.model.minimips.BufferPreparatorTestCase: QEMU4V crashes with general protection error on this test program	Sergey Smolov	Sergey Smolov	2.4
9436	MicroTESK	Bug	Closed	Normal	ru.ispras.microtesk.mmu.translator.GeneralTestCase: java.lang.IllegalArgumentException	Sergey Smolov	Alexander Kamkin	2.5
7423	Retrascope	Bug	Rejected	High	rnd_fsm.vhd: empty tst file	Sergey Smolov	Igor Melnichenko	0.2
9889	MicroTESK for Plasma	Task	Resolved	Normal	rm deprecated 'findbugs' plugin from Gradle build script	Sergey Smolov		
9806	Retrascope	Task	Closed	Normal	rm dependency from commons-lang library	Sergey Smolov	Sergey Smolov	1.0
9427	Retrascope	Task	Closed	Normal	reuse variables' versions upon CGAA model building	Sergey Smolov	Sergey Smolov	1.0
6758	Retrascope	Task	Closed	Normal	return state/transition coverage for the specified EFSM & test entities	Sergey Smolov	Sergey Smolov	0.2
5492	Verilog Translator	Bug	Closed	Normal	retrascope + sapic.v = java.lang.IllegalStateException: Operand is not a constant integer value: 000000000000000000000000000000011	Sergey Smolov	Alexander Kamkin	0.1
9816	Retrascope IDE	Bug	New	Normal	Retrascope IDE does not appear in "Installed Software" menu	Sergey Smolov		0.1
5870	Retrascope	Task	Closed	Normal	Retrascope exceptions	Sergey Smolov	Igor Melnichenko	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
8975	Retrascope	Task	Closed	Normal	RetrascopeException.makeException -> RetrascopeException.exception	Sergey Smolov	Sergey Smolov	1.0
5526	Retrascope	Task	Rejected	Normal	Retrascope engines configuration	Sergey Smolov	Alexander Kamkin	
10015	Trace Matcher	Feature	Closed	Normal	Report an error when input file is empty	Sergey Smolov	Sergey Smolov	0.1
10166	Retrascope	Task	Closed	Normal	rename some class fields & related methods	Sergey Smolov	Sergey Smolov	1.1
10128	Retrascope	Task	Closed	Normal	rename multi-test classes: <code>Testcase</code> -> <code>TestSuite</code>	Sergey Smolov	Maxim Chudnov	1.1
5887	Retrascope	Task	Closed	Normal	rename 'decider_parser.vhd'	Sergey Smolov	Igor Melnichenko	0.1
9766	Retrascope	Task	Closed	High	remove 'vhdl.record' Git branch from remote repo	Sergey Smolov	Maxim Chudnov	1.0
9232	Verilog Translator	Task	Closed	High	remove typedefs from texas97-tests/PPC60X_bus/src/define.v	Sergey Smolov	Mikhail Lebedev	0.1
9216	Retrascope Test Suite	Task	Closed	Normal	remove tests for Verilog Translator from project	Sergey Smolov	Mikhail Lebedev	
9363	QEMU4V	Task	Closed	Normal	remove 'set_q4v_tstamp' function calls from RISC-V/MIPS/Aarch64 'cpu_loop.c' modules	Sergey Smolov	Sergey Smolov	0.2
5896	Retrascope	Task	Closed	Normal	remove parameterized collections from public method interfaces	Sergey Smolov	Sergey Smolov	0.1
6864	Retrascope	Task	Closed	Normal	Remove crypto-cores from test suite	Sergey Smolov	Igor Melnichenko	0.1
8432	Trace Matcher	Task	Closed	Normal	register records: register names can contain all but space symbols	Sergey Smolov	Sergey Smolov	0.1
7715	Retrascope	Task	Closed	Normal	[refactoring] duplicate code in AssertionVariableContainer	Sergey Smolov	Sergey Smolov	0.2
9823	Retrascope IDE	Task	Verified	Normal	README.txt -> README	Sergey Smolov	Maxim Chudnov	0.1
9998	Castle	Task	Closed	Normal	README -> README.md	Sergey Smolov	Sergey Smolov	0.1
10000	Retrascope	Task	Closed	Normal	README\ChangeLog -> README.md\ChangeLog.md	Sergey Smolov	Sergey Smolov	1.1
10017	Trace Matcher	Task	Closed	Normal	README\ChangeLog -> README.md\ChangeLog.md	Sergey Smolov	Sergey Smolov	0.1
10009	Verilog Translator	Task	Closed	Normal	README\ChangeLog -> README.md\ChangeLog.md	Sergey Smolov	Sergey Smolov	0.1
8976	Retrascope	Task	Closed	Normal	Range: old -> high, young -> low	Sergey Smolov	Sergey Smolov	1.0
6528	Retrascope	Task	Closed	Normal	random test generator	Sergey Smolov	Sergey Smolov	0.1
12249	MicroTESK for PowerPC	Bug	New	Normal	qemu-system-ppc: failed to find romfile "efi-virtio.rom"	Sergey Smolov	Sergey Smolov	
10088	QEMU4V	Feature	New	Low	QEMU4V formatted traces for x86 programs	Sergey Smolov		
8702	Fortress	Feature	Closed	Normal	'public static NodeValue.newBitVector(final boolean value)' convenience method	Sergey Smolov	Andrei Tatarnikov	0.4
8703	Fortress	Feature	Closed	Normal	'public static boolean isType(final Node node, final DataType ... types)' convenience method	Sergey Smolov	Andrei Tatarnikov	0.4
8709	Fortress	Feature	Closed	Normal	'public static boolean isOperation(final Node node, final T ... opTypes)' convenience method	Sergey Smolov	Andrei Tatarnikov	0.4
6446	Retrascope	Task	New	Normal	Promela translator to CFG representation (no buffers)	Sergey Smolov	Mikhail Lebedev	2.0
4464	MicroTESK	Bug	Closed	Normal	[project] ошибки сборки проекта в Eclipse	Sergey Smolov	Andrei Tatarnikov	
5561	Retrascope	Task	Closed	Normal	[project] use InvariantChecks if needed	Sergey Smolov	Sergey Smolov	0.1
5591	Retrascope	Task	Closed	Normal	[project] run scripts for Unix/Windows	Sergey Smolov	Sergey Smolov	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
5592	Retrascope	Task	Closed	Normal	[project] prepare tar.gz distribution for future release	Sergey Smolov	Sergey Smolov	0.1
8167	QEMU4V	Task	New	Low	Program flow tracing	Sergey Smolov		
7546	Retrascope	Task	Closed	Normal	Print tool execution time in milliseconds	Sergey Smolov	Sergey Smolov	0.2
9971	MicroTESK for RISC-V	Task	Closed	Normal	print Spike trace to separate log file for every JUnit test case	Sergey Smolov	Sergey Smolov	0.1
5832	Retrascope	Task	Closed	Normal	print some info about failed tests	Sergey Smolov	Sergey Smolov	0.1
8871	QEMU4V	Feature	Closed	Normal	"-print-pte-addr" cmdline option	Sergey Smolov	Sergey Smolov	
8242	Trace Matcher	Bug	Closed	Normal	print hexadecimal values to the output file in the same form as they were at input files	Sergey Smolov	Sergey Smolov	0.1
6443	Retrascope	Bug	Closed	Normal	print error message when "--tolevel" value is wrong	Sergey Smolov	Sergey Smolov	0.1
9762	Retrascope	Task	Closed	High	prepare to 1.1.1 release	Sergey Smolov	Sergey Smolov	1.0
9280	Retrascope	Task	Closed	Normal	prepare the code to 1.1.1 release	Sergey Smolov	Mikhail Lebedev	1.0
9475	Retrascope RISC-V Benchmark	Bug	Closed	Normal	Picorv32Hx8kdemoVerilogPrinterTestCase: ERROR: line 1:0 no viable alternative at input '('	Sergey Smolov	Alexander Kamkin	
8262	Retrascope	Feature	Closed	Normal	phase variable based approach for CFG-CGAA-EFSM optimisation	Sergey Smolov	Sergey Smolov	0.2
4221	Fortress	Bug	Closed	Normal	performConstant: public -> private	Sergey Smolov	Sergey Smolov	0.2
6050	Retrascope	Task	Closed	High	Path to testbench directory as command-line parameter	Sergey Smolov	Igor Melnichenko	0.1
6534	Retrascope	Task	Closed	Normal	pass reset-like signals to EFSM-based assertions	Sergey Smolov	Sergey Smolov	0.1
5108	Retrascope	Task	Closed	Normal	[parser] Реализовать базовые классы Parser, Frontend, Backend	Sergey Smolov	Sergey Smolov	0.1
5095	Retrascope	Task	Closed	Normal	[parser][cfg] Оптимизация представления ветвлений - многовариантные узлы switch	Sergey Smolov	Sergey Smolov	0.1
5161	Retrascope	Task	Closed	Normal	[parser][cfg] Обработка циклов	Sergey Smolov	Sergey Smolov	0.2
5503	Retrascope	Task	Closed	Normal	[parser][basis][backend] implement "atomic hammock" backend	Sergey Smolov	Sergey Smolov	0.1
5117	Retrascope	Task	Closed	Normal	[parser][basis][backend] CfgMergeBackend	Sergey Smolov	Sergey Smolov	0.1
5116	Retrascope	Task	Closed	Normal	[parser][basis][backend] CfgBasicBlockBackend	Sergey Smolov	Sergey Smolov	0.1
5122	Retrascope	Task	Closed	Normal	[parser][backend] elaborate non-blocking assignments	Sergey Smolov	Sergey Smolov	0.2
7770	Retrascope	Task	Closed	Normal	'others' attribute upon array/bitvector initialization	Sergey Smolov	Sergey Smolov	1.0
7732	Trace Matcher	Task	Closed	Normal	oracle: record queue based comparison approach	Sergey Smolov	Sergey Smolov	0.1
10074	MicroTESK	Feature	New	Normal	option that stores boot obj at the generated ld script	Sergey Smolov	Alexander Kamkin	2.6
9457	Retrascope	Feature	Closed	Normal	one more auxiliary path in GADD model for terminal endings	Sergey Smolov	Sergey Smolov	1.0
5967	MicroTESK	Task	Closed	Low	one directory for all components of distribution	Sergey Smolov	Andrei Tatarnikov	2.2
9521	Retrascope	Bug	Closed	High	NuSMV works too slow on ITC'99 b11 design	Sergey Smolov	Mikhail Lebedev	1.0
9174	Verilog Translator	Bug	Closed	High	NullPointerException via VerilogLiteral construction	Sergey Smolov	Alexander Kamkin	0.1
10112	Retrascope	Feature	Closed	Normal	'--no-phase' command line option for 'cfg-gadd-transformer' engine	Sergey Smolov	Sergey Smolov	1.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
10174	Retrascope	Bug	Closed	High	nondeterminism at EFSM transitions generation	Sergey Smolov	Sergey Smolov	1.1
6410	Retrascope	Task	Closed	Normal	no-loop/no-recursion functions elaboration	Sergey Smolov	Sergey Smolov	0.1
9276	Verilog Translator	Bug	Rejected	Normal	no errors returned for bug-with-macro-containing module	Sergey Smolov	Alexander Kamkin	0.1
7397	Fortress	Task	Closed	Normal	NodeVariable.new<type-of-variable>(final String name)	Sergey Smolov	Andrei Tatarnikov	0.4
5802	Fortress	Task	Closed	High	NodeValue newZero(DataType dataType)	Sergey Smolov	Andrei Tatarnikov	0.3
7378	Fortress	Task	Closed	Low	NodeTransformer: multiple transform rules for a single enum id	Sergey Smolov	Artem Kotsynyak	0.4
8667	Fortress	Feature	Closed	Normal	Nodes.EQ(Node ... nodes) convenience method	Sergey Smolov	Andrei Tatarnikov	0.4
8665	Fortress	Feature	Closed	High	Nodes.BVEXTRACT(Node, Node, Node) convenience method	Sergey Smolov	Andrei Tatarnikov	0.4
5985	Fortress	Task	Closed	High	Node ExprUtils.getEquation(Node target, Node value)	Sergey Smolov	Andrei Tatarnikov	0.4
8615	Retrascope	Feature	Closed	Normal	"--no-backends" command line option	Sergey Smolov	Sergey Smolov	1.0
3755	C++TESK Development Environment	Task	New	Normal	namespace name for test system prototypes	Sergey Smolov		
9277	Retrascope	Task	Closed	High	mv clock-like variable detection to CFG-to-CGAA transformer	Sergey Smolov	Sergey Smolov	1.0
10059	Retrascope	Task	Rejected	Normal	mv all the project tests to JUnit 5 platform	Sergey Smolov	Maxim Chudnov	1.1
9784	Verilog Translator	Bug	Closed	Normal	mul_fifo.v: wrong Fortress-based node representation of assignment left-hand side	Sergey Smolov	Sergey Smolov	0.1
6041	Retrascope	Task	Closed	Normal	move to gradle based build system	Sergey Smolov	Sergey Smolov	0.1
9859	Verilog Translator	Task	New	Normal	modify "ERROR: [Internal] null" line at error log	Sergey Smolov	Alexander Kamkin	0.1
7594	Retrascope	Bug	Rejected	Normal	ModelSim shows error when TST file contains multiple comments	Sergey Smolov	Sergey Smolov	0.2
4972	Retrascope	Task	Closed	Normal	[model][cгаа] странное расположение метода addVarNamePrefix	Sergey Smolov	Sergey Smolov	0.1
4998	Retrascope	Task	Closed	Normal	[model][cгаа] Data structure for guarded actions decision diagram	Sergey Smolov	Sergey Smolov	0.1
4966	Retrascope	Task	Closed	Normal	[model][basis] Убрать поле isDefined класса MVariableData	Sergey Smolov	Sergey Smolov	0.1
4967	Retrascope	Task	Closed	Normal	[model][basis] Реализовать хранилище деклараций переменных	Sergey Smolov	Sergey Smolov	0.1
5416	Retrascope	Task	Closed	Normal	[model][basis] мета-информация	Sergey Smolov	Sergey Smolov	0.1
5498	Retrascope	Task	Closed	Normal	[model][basis][memory] rename IMemory interface	Sergey Smolov	Igor Melnichenko	0.1
4971	Retrascope	Task	Rejected	Normal	[model][basis] AssignAtomicStatement vs Binding	Sergey Smolov	Sergey Smolov	0.1
5413	Retrascope	Task	Closed	High	[model][basis] add HdType field to VariableData class	Sergey Smolov	Sergey Smolov	0.1
5873	Retrascope	Bug	Closed	High	missing transitions in b04 EFSM	Sergey Smolov	Sergey Smolov	0.1
12607	QEMU4V	Bug	New	Normal	missing log problem	Sergey Smolov	Sergey Smolov	
9763	Retrascope Test Suite	Bug	Closed	Normal	missing javadoc headers in Java files of 'ru.ispras.retrascope.engine.hidd.printer.smv.spec.sample.vcegar' package	Sergey Smolov	Mikhail Lebedev	

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
8573	Fortress	Bug	Closed	Normal	missing javadoc	Sergey Smolov	Andrei Tatarnikov	0.4
9485	Retrascope	Bug	Closed	Normal	missing javadoc	Sergey Smolov	Mikhail Lebedev	1.0
6375	Retrascope	Bug	Closed	Normal	missing javadoc	Sergey Smolov	Igor Melnichenko	0.1
9365	QEMU4V	Bug	Closed	Normal	missing insn binary images in MIPS trace	Sergey Smolov	Sergey Smolov	0.2
7474	Verilog Translator	Bug	Closed	Normal	missing empty branches for 'if' statements	Sergey Smolov	Sergey Smolov	0.1
7576	Retrascope	Bug	Closed	Normal	mips16/hazard_detection_unit.v: java.lang.IllegalArgumentException: Constraint contains errors	Sergey Smolov	Sergey Smolov	0.2
8779	Verilog Translator	Bug	Closed	Normal	mips16/data_mem.v: wrong type for define-containing declaration of 'ram_addr' wire	Sergey Smolov	Alexander Kamkin	0.1
7720	Retrascope	Bug	Closed	Normal	mips16/data_mem.v: The expression to be computed (ram) contains unevaluated variables: [ram]	Sergey Smolov	Sergey Smolov	0.2
7593	Retrascope	Bug	Closed	Normal	mips16\data_mem.v: java.lang.IllegalArgumentException	Sergey Smolov	Sergey Smolov	0.2
12282	QEMU4V	Task	New	Normal	migrate to QEMU 8.0.0	Sergey Smolov	Sergey Smolov	0.3
12058	QEMU4V	Task	Resolved	Normal	migrate to QEMU 7.2.0	Sergey Smolov	Sergey Smolov	0.3
11811	QEMU4V	Task	Resolved	Normal	migrate to QEMU 7.1.0	Sergey Smolov	Sergey Smolov	0.3
11516	QEMU4V	Task	Resolved	Normal	migrate to QEMU 7.0.0	Sergey Smolov	Sergey Smolov	0.3
11017	QEMU4V	Task	Resolved	Normal	migrate to QEMU 6.2.0	Sergey Smolov	Sergey Smolov	0.3
10888	QEMU4V	Task	Resolved	Normal	migrate to QEMU 6.1.0	Sergey Smolov	Sergey Smolov	0.3
10836	QEMU4V	Task	Resolved	Normal	migrate to QEMU 6.0.0	Sergey Smolov	Sergey Smolov	0.3
10611	QEMU4V	Task	Resolved	Normal	migrate to QEMU 5.2.0	Sergey Smolov	Sergey Smolov	0.3
10474	QEMU4V	Task	Resolved	Normal	migrate to QEMU 5.1.0	Sergey Smolov	Sergey Smolov	0.3
10258	QEMU4V	Task	Closed	Normal	migrate to QEMU 5.0	Sergey Smolov	Sergey Smolov	0.3
9909	QEMU4V	Task	Closed	Normal	migrate to QEMU 4.2.0	Sergey Smolov	Sergey Smolov	0.3
9862	QEMU4V	Task	Closed	Normal	migrate to QEMU 4.1.0	Sergey Smolov	Sergey Smolov	0.3
9415	QEMU4V	Task	Closed	Normal	migrate to QEMU 3.1.0	Sergey Smolov	Sergey Smolov	0.3
9269	QEMU4V	Task	Closed	Normal	migrate to QEMU 3.0.0	Sergey Smolov	Sergey Smolov	0.2
10018	Trace Matcher	Task	Closed	Normal	migrate to Python 3	Sergey Smolov	Sergey Smolov	0.1
5868	Retrascope	Task	Closed	Normal	Migrate to Fortress 0.4	Sergey Smolov	Sergey Smolov	0.1
6393	Retrascope	Task	Rejected	Normal	migrate to EFSM model containing only concurrent assignments	Sergey Smolov	Igor Melnichenko	0.2
6989	Retrascope IDE	Task	Rejected	Normal	migrate to Eclipse Mars (4.5)	Sergey Smolov	Sergey Smolov	0.1
9764	Retrascope IDE	Task	New	High	migrate to Eclipse 2019	Sergey Smolov		0.1
9063	MicroTESK	Bug	Closed	Normal	microtesk/src/main/java/core/ru/ispras/microtesk/utlils/PropertyMap.java uses unchecked or unsafe operations	Sergey Smolov	Alexander Kamkin	2.5

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
8430	Retrascope	Task	Closed	Normal	meta-info type for CFG statements that were added by HDL parser backends	Sergey Smolov	Sergey Smolov	1.0
9911	Retrascope	Task	Closed	Urgent	merge "**/sample/*TestCase" Java test cases	Sergey Smolov	Maxim Chudnov	1.1
6509	Retrascope	Task	Rejected	Normal	merge embedded switch nodes with conditions depending exactly from the same variable(s)	Sergey Smolov	Sergey Smolov	0.1
8197	Trace Matcher	Feature	Closed	Normal	"matching window in ticks" command line option	Sergey Smolov	Sergey Smolov	0.1
5966	MicroTESK	Bug	Closed	Normal	mark shell scripts as executable in the distribution tar.gz archive	Sergey Smolov	Sergey Smolov	2.5
5695	Retrascope	Task	Closed	Normal	mark retrascpe.sh as executable automatically	Sergey Smolov	Sergey Smolov	0.1
8874	Verilog Translator	Feature	Closed	High	mapping from instance variables to their code entries	Sergey Smolov	Alexander Kamkin	0.1
6448	Retrascope	Task	New	Low	mapping description language + IR + parser	Sergey Smolov	Sergey Smolov	2.0
5609	Retrascope	Task	Rejected	Normal	make process-local variables be efsm-model-global	Sergey Smolov	Sergey Smolov	0.1
7663	Trace Matcher	Task	Closed	Normal	"main" function	Sergey Smolov	Sergey Smolov	0.1
9811	Verilog Translator	Task	Closed	High	macro with parameters	Sergey Smolov	Alexey Danilov	0.2
10513	Verilog Translator	Bug	New	Normal	macOS related line endings at Verilog modules	Sergey Smolov	Alexander Kamkin	0.1
10988	Retrascope	Task	New	Normal	lowercase debug messages	Sergey Smolov	Sergey Smolov	
6331	Retrascope	Task	Closed	Normal	look into unused classes	Sergey Smolov	Sergey Smolov	
5546	Retrascope IDE	Task	New	Normal	[log] print Retrascope log to Eclipse log	Sergey Smolov		0.1
6327	Retrascope	Task	Closed	Normal	log messages class	Sergey Smolov	Sergey Smolov	0.1
6483	Retrascope	Task	Closed	High	keep related clock-like variables for top-level containers of EFSM assertions	Sergey Smolov	Sergey Smolov	0.1
5881	Verilog Translator	Task	Closed	Normal	keep file names in the AST top nodes	Sergey Smolov	Sergey Smolov	0.1
6511	Retrascope	Task	Rejected	Normal	keep expressions at case statements	Sergey Smolov	Sergey Smolov	0.1
10075	Retrascope	Bug	Closed	Normal	jython.jar: WARNING: An illegal reflective access operation has occurred at JDK 11	Sergey Smolov	Sergey Smolov	1.1
6336	Retrascope	Task	Closed	Normal	jUnit tests for EfsmConflictExtractor	Sergey Smolov	Mikhail Lebedev	0.1
9462	Retrascope	Task	Closed	Normal	jUnit test cases for HDL parsers that count numbers of CFG processes, statements, etc.	Sergey Smolov	Sergey Smolov	1.0
9438	Retrascope	Task	Closed	Normal	jUnit test cases for CFG-GAD transformer that check path number	Sergey Smolov	Sergey Smolov	1.0
9209	Verilog Translator	Bug	Closed	High	java.util.EmptyStackException at ru.ispras.verilog.parser.util.TokenSourceStack.getLastParentToken(TokenSourceStack.java:70)	Sergey Smolov	Sergey Smolov	0.1
6959	Retrascope IDE	Bug	Closed	High	java.lang.NullPointerException at startup	Sergey Smolov	Sergey Smolov	0.1
9075	Retrascope	Bug	Closed	Normal	java.lang.IllegalArgumentException: testNum 0 != 1 topModuleNum	Sergey Smolov	Sergey Smolov	1.0
10191	Retrascope	Bug	Closed	Normal	java.lang.IllegalArgumentException: Specified target vertex 0 is not part of graph	Sergey Smolov	Sergey Smolov	1.1
10382	Verilog Translator	Bug	Closed	Normal	java.lang.IllegalArgumentException: expression=(BVREPEAT test.uut._saxi_maskwidth 1)	Sergey Smolov	Sergey Smolov	0.1

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
9902	Verilog Translator	Bug	New	High	java.lang.IllegalArgumentException: Descriptor for '<var name>' has not been found	Sergey Smolov	Alexander Kamkin	0.1
9211	Verilog Translator	Bug	Closed	High	java.lang.IllegalArgumentException at ru.ispras.verilog.parser.model.VerilogModule.addDeclaration(VerilogModule.java:193)	Sergey Smolov	Alexander Kamkin	0.1
9210	Verilog Translator	Bug	Closed	High	java.lang.IllegalArgumentException at ru.ispras.fortress.expression.Nodes.bvextract(Nodes.java:322)	Sergey Smolov	Alexander Kamkin	0.1
6984	Retrascope IDE	Bug	Closed	Normal	java.io.IOException: Unable to resolve plug-in "platform:/plugin/retrascope-ide/icons/retrascope.gif".	Sergey Smolov	Sergey Smolov	0.1
5457	Retrascope	Bug	Closed	Normal	[javadoc] Поправить комментарий в классе engine.efsm.testgen.ulisse.PercolationCoefficient	Sergey Smolov	Igor Melnichenko	0.1
5506	Retrascope	Bug	Closed	Normal	[javadoc] warning while EfsmAtomicFateTestGenerator processing	Sergey Smolov	Igor Melnichenko	0.1
5505	Retrascope	Bug	Closed	Normal	[javadoc] warnings while ConflictModel processing	Sergey Smolov	Mikhail Lebedev	0.1
11042	Java SoftFloat	Bug	New	Normal	Javadoc warnings	Sergey Smolov	Alexander Protsenko	2.0
5540	Retrascope	Bug	Closed	Normal	[javadoc] EfsmSimulator.java:119: warning - @param argument "efsm" is not a parameter name.	Sergey Smolov	Igor Melnichenko	0.1
10173	Verilog Translator	Bug	Closed	High	javadoc: DefineStructure.java:37: warning: no @return	Sergey Smolov	Alexey Danilov	0.1
8289	Retrascope	Bug	Closed	Normal	ITC99 b02: no resetting transition has been found	Sergey Smolov	Sergey Smolov	0.2
8587	MicroTESK	Feature	New	Normal	ISA subsets	Sergey Smolov	Artem Kotsynyak	2.6
7561	Fortress	Task	New	Normal	ISampleConstraint: 'getExpectedVariables' returns value that is ignored in junit tests	Sergey Smolov	Andrei Tatarnikov	0.4
9901	Retrascope Test Suite	Bug	New	Low	initializationError in some tests after Jenkins update	Sergey Smolov	Mikhail Lebedev	
9165	Verilog Translator	Bug	Closed	High	Incorrect parameter value calculation at hierarchical Verilog description	Sergey Smolov	Alexander Kamkin	0.1
10102	MicroTESK	Bug	Closed	High	incorrect ld scripts for x86 test programs	Sergey Smolov	Alexander Kamkin	2.5
9173	Verilog Translator	Bug	Closed	High	Incorrect DataType: BIT_VECTOR(1) instead of BIT_VECTOR(40)	Sergey Smolov	Alexander Kamkin	0.1
5478	Fortress	Task	Closed	Normal	Implement Transformer.reduce(Node expression)	Sergey Smolov	Artem Kotsynyak	0.4
8868	QEMU4V	Feature	Closed	Normal	implement tracer that is activated by "-trace-log" command line option	Sergey Smolov	Sergey Smolov	
5688	Retrascope	Task	Closed	Normal	implement test-to-VHDL printer	Sergey Smolov	Igor Melnichenko	0.1
5689	Retrascope	Task	Closed	High	implement test-to-Verilog printer	Sergey Smolov	Sergey Smolov	0.2
5459	Retrascope	Task	Closed	Normal	implement EngineFrontend/EngineBackend	Sergey Smolov	Sergey Smolov	0.1
8199	Trace Matcher	Feature	Closed	Normal	"ignore-the-rest" command line option	Sergey Smolov	Sergey Smolov	0.1
9993	Verilog Translator	Bug	New	High	if two modules are passed to the tool and one includes another, the tool hangs	Sergey Smolov	Alexander Kamkin	0.1
7564	MicroTESK	Task	Closed	Normal	"How to build MicroTESK" guide for developers in project Wiki	Sergey Smolov	Alexander Kamkin	2.5

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
7623	Retrascope	Task	Closed	Normal	HLDD-to-SMV printer with no assertions	Sergey Smolov	Sergey Smolov	0.2
7626	Retrascope	Task	Closed	Normal	HDL Retrascope 0.2.2-beta release	Sergey Smolov	Sergey Smolov	0.2
6956	Retrascope	Task	Closed	Normal	HDL Retrascope 0.2.1 release	Sergey Smolov	Sergey Smolov	0.2
9486	Retrascope	Feature	Closed	Normal	HDL parser's init_process backend: calculate initial values if possible	Sergey Smolov	Sergey Smolov	1.0
9468	Retrascope	Feature	Closed	Normal	HDL parser backend that removes 'initial' processes	Sergey Smolov	Sergey Smolov	1.0
5872	Retrascope	Task	Closed	Normal	HDL file meta info	Sergey Smolov	Sergey Smolov	0.1
7595	Retrascope	Task	Closed	Normal	GuardedAction.getGuard().getNode() -> GuardedAction.getGuardNode()	Sergey Smolov	Sergey Smolov	0.2
6454	Retrascope	Task	Closed	Normal	group sequential switches with boolean conditions of "x == a" form	Sergey Smolov	Sergey Smolov	0.1
9767	Retrascope	Feature	Closed	Normal	GraphML printers: use dotted arrows for Module->(Module Process) hierarchy dependencies	Sergey Smolov	Sergey Smolov	1.0
9769	Retrascope	Feature	Closed	Normal	GraphML printers: make branch values italic	Sergey Smolov	Sergey Smolov	1.0
6490	Retrascope	Task	Closed	High	Gradle task & cmdline scripts for running the tool from terminal	Sergey Smolov	Sergey Smolov	0.1
9810	Retrascope IDE	Task	New	Normal	Gradle build system	Sergey Smolov		0.1
8113	Trace Matcher	Task	Closed	Normal	Gradle build environment	Sergey Smolov	Sergey Smolov	0.1
8205	Verilog Translator	Task	Closed	Normal	Gradle-based build environment	Sergey Smolov	Sergey Smolov	0.1
10002	Fortress	Task	Closed	Normal	get Boolector solver from server as dependency	Sergey Smolov	Sergey Smolov	0.4
6241	MicroTESK	Bug	Closed	Normal	Generated assembler files contain tab-only lines	Sergey Smolov	Andrei Tatarnikov	2.2
3914	Fortress	Task	Rejected	Normal	function templates	Sergey Smolov	Andrei Tatarnikov	0.1
6367	Retrascope	Task	Closed	Urgent	Fortress expressions printing in an SMV format	Sergey Smolov	Mikhail Lebedev	0.1
8982	Verilog Translator	Task	New	Normal	"for" loop unrolling	Sergey Smolov	Alexander Kamkin	0.1
7727	Retrascope	Task	Closed	Normal	Flatten module instances	Sergey Smolov	Sergey Smolov	0.2
9771	Verilog Translator	Task	Closed	Normal	fix 'publishing' block behaviour for Gradle 4.10.3	Sergey Smolov	Sergey Smolov	0.1
5897	Retrascope	Task	Closed	Normal	fix javadoc for methods using InvariantChecks.checkNotNull	Sergey Smolov	Sergey Smolov	0.1
6730	Retrascope	Bug	Closed	Normal	fix javadoc	Sergey Smolov	Mikhail Lebedev	0.1
6510	Retrascope	Bug	Closed	Normal	fix javadoc	Sergey Smolov	Mikhail Lebedev	0.1
10139	Retrascope	Task	Closed	High	fix coding issues at *BenchTest classes	Sergey Smolov	Maxim Chudnov	1.1
10073	Retrascope	Task	Closed	High	fix checkstyle warnings	Sergey Smolov	Maxim Chudnov	1.1
6282	Retrascope	Task	Closed	High	finish AstSmvVisitor & CfgAstVisitor merge	Sergey Smolov	Mikhail Lebedev	0.1
8912	Retrascope	Bug	Closed	Normal	file ram.smv: line 332: variable is assigned more than once: m_ram.mem0	Sergey Smolov	Sergey Smolov	1.0
6335	Retrascope	Bug	Closed	Normal	fifo.v: non-constant number of extracted EFSMs' transitions	Sergey Smolov	Sergey Smolov	0.1
7883	Retrascope	Bug	Closed	Normal	fifo_testbench.v: java.lang.NullPointerException	Sergey Smolov	Sergey Smolov	0.2

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
6504	Retrascope	Bug	Closed	Normal	fifo/fifo.v: nuSMV model checker returns ERROR	Sergey Smolov	Mikhail Lebedev	0.1
5692	Retrascope	Bug	Rejected	Normal	FATE/FATE+ hangs on b03 with Java 1.8	Sergey Smolov	Igor Melnichenko	
9377	MicroTESK for MIPS	Bug	New	Normal	'Failed to construct decoder' warnings in project's build log	Sergey Smolov	Alexander Kamkin	
9594	Verilog Translator	Bug	Closed	Normal	extra 'BVEXTRACT' operation in right hand side expression in 'assign' block's statement	Sergey Smolov	Alexander Kamkin	0.1
9790	Verilog Translator	Task	New	Normal	external names for unnamed generate blocks	Sergey Smolov	Alexander Kamkin	0.1
5588	Retrascope	Task	Closed	Normal	extend HDL test suite	Sergey Smolov	Sergey Smolov	1.0
7402	Fortress	Task	Closed	Normal	ExprUtils: ignore repeated Node objects upon conjunction/disjunction construction	Sergey Smolov	Andrei Tatarnikov	0.4
5313	Fortress	Task	Closed	Normal	[expression] Сделать публичным метод ExprUtils.isSAT(Node assertion)	Sergey Smolov	Andrei Tatarnikov	0.3
4702	Fortress	Task	Closed	Normal	[expression] Реализовать операцию BVBIT	Sergey Smolov	Alexander Kamkin	0.3
5317	Fortress	Task	Closed	Low	[expression] Реализовать метод построения Constraint по Node	Sergey Smolov	Andrei Tatarnikov	0.3
5319	Fortress	Task	Closed	Low	[expression] Реализовать метод получения коллекции NodeVariable по объекту Node	Sergey Smolov	Andrei Tatarnikov	0.3
5316	Fortress	Task	Closed	Low	[expression] Операции теории множеств над коллекциями объектов Node	Sergey Smolov	Andrei Tatarnikov	0.3
5425	Fortress	Bug	Closed	High	[expression] java.lang.IllegalArgumentException: Expression is not a condition: (BVEXTRACT D_IN 0 0)	Sergey Smolov	Andrei Tatarnikov	0.3
5599	Fortress	Task	Closed	Normal	[expression] implement getDataTyped() method	Sergey Smolov	Andrei Tatarnikov	0.3
8198	Trace Matcher	Feature	Closed	Normal	"exit-on-first-divergence" command line option	Sergey Smolov	Sergey Smolov	0.1
5696	Retrascope	Task	Closed	Normal	exclude sandbox & test folder from distribution	Sergey Smolov	Sergey Smolov	0.1
6426	Retrascope	Bug	Closed	Normal	example.vhd: HlddXmvVisitor.onProcessEnd(HlddXmvVisitor.java:381) -> NullPointerException	Sergey Smolov	Mikhail Lebedev	0.1
7753	Retrascope	Bug	Closed	Normal	example.vhd: cannot generate SMV-based test	Sergey Smolov	Sergey Smolov	0.2

...