

## Issues

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
5150	Retrascope	Task	New	Normal	Обработка функций - реализация макроподстановок	Alexander Kamkin	Sergey Smolov	1.2
5027	Retrascope	Task	New	Normal	Абстракция EFSM-моделей	Alexander Kamkin	Sergey Smolov	2.0
1185	VeriTool	Task	New	Normal	Инструментирование Verilog-кода и отслеживание покрытия по коду	Alexander Kamkin	Sergey Smolov	
4880	Retrascope	Task	New	Low	Проектирование внутреннего представления для блок-схем	Alexander Kamkin	Sergey Smolov	2.0
4881	Retrascope	Task	New	Low	Реализация алгоритма построения блок-схем по внутреннему представлению	Alexander Kamkin	Sergey Smolov	2.0
4887	Retrascope	Task	New	Low	Разработка внутреннего представления тестовой системы	Alexander Kamkin	Sergey Smolov	2.0
4888	Retrascope	Task	New	Low	Генератор заготовки тестовой системы по ее описанию	Alexander Kamkin	Sergey Smolov	2.0
4889	Retrascope	Task	New	Low	Генерация заготовки эталонной модели по набору блок-схем (flowchart)	Alexander Kamkin	Sergey Smolov	2.0
2059	C++TESK Development Environment	Task	New	Low	Использование разных цветов для выделения ключевых слов C++ и C++TESK	Alexander Kamkin	Sergey Smolov	
10280	MicroTESK	Bug	Resolved	Normal	Can't find QEMU trace file	Alexander Protsenko	Sergey Smolov	2.5
10089	MicroTESK	Bug	Resolved	Normal	[x86] Некорректные трассы для тестов "bubble_sort" и "euclid"	Alexander Protsenko	Sergey Smolov	2.5
10197	Verilog Translator	Bug	Resolved	Normal	Test const.v has an error.	Alexey Danilov	Sergey Smolov	0.1
10195	Verilog Translator	Bug	Resolved	Normal	Test test_12_04_02_4.v has an error.	Alexey Danilov	Sergey Smolov	0.1
10196	Verilog Translator	Bug	Resolved	Normal	Test mpeg1.v has an error.	Alexey Danilov	Sergey Smolov	0.1
10194	Verilog Translator	Bug	Resolved	Normal	Test test_07_14_02_2_1.v has an error	Alexey Danilov	Sergey Smolov	0.1
10462	Retrascope	Bug	Resolved	Normal	Разработка VCD printer. Тип переменной "NULL"	Maxim Chudnov	Sergey Smolov	1.1
9929	Verilog Translator	Bug	Resolved	Normal	TODO: QuipTestCase extraneous input 'someone' expecting 'someone'	Maxim Chudnov	Sergey Smolov	0.1
10336	Retrascope	Bug	Verified	Normal	Incorrect ranges in vhd/plasma/reg_bank.vhd	Mikhail Lebedev	Sergey Smolov	1.1
10229	Retrascope Test Suite	Task	Resolved	Normal	Handle \$ND functions	Mikhail Lebedev	Sergey Smolov	
10230	Retrascope	Task	Verified	Normal	Java version in README.md	Mikhail Lebedev	Sergey Smolov	1.1
10104	Retrascope	Bug	Open	Normal	Wiki documentation errata	Nikita Chertok	Sergey Smolov	1.1
10060	Retrascope	Feature	Resolved	High	Support SVA properties in CFG model	Sergey Smolov	Sergey Smolov	1.2
10174	Retrascope	Bug	Verified	High	nondeterminism at EFSM transitions generation	Sergey Smolov	Sergey Smolov	1.1
9670	Retrascope Test Suite	Task	New	High	add 'ar.v' module to the test suite when SVA support will be implemented	Sergey Smolov	Sergey Smolov	
10081	Retrascope	Bug	Resolved	High	tool hangs right after final "Duration: " msg	Sergey Smolov	Sergey Smolov	1.1
9247	Retrascope	Feature	Open	High	CFG-to-C printer	Sergey Smolov	Sergey Smolov	1.2

#	Project	Tracker	Status	Priority	Subject	Author	Assignee	Target version
5836	Local Support Project	Bug	Resolved	High	не собирается проект на сервере Jenkins	Sergey Smolov	Sergey Smolov	
10474	QEMU4V	Task	Resolved	Normal	migrate to QEMU 5.1.0	Sergey Smolov	Sergey Smolov	0.3
10382	Verilog Translator	Bug	Resolved	Normal	java.lang.IllegalArgumentException: expression=(BVREPEAT test.uut._saxi_maskwidth 1)	Sergey Smolov	Sergey Smolov	0.1
10191	Retrascope	Bug	Resolved	Normal	java.lang.IllegalArgumentException: Specified target vertex 0 is not part of graph	Sergey Smolov	Sergey Smolov	1.1
10287	Retrascope	Feature	Verified	Normal	TestModel: keep top level module name & variables	Sergey Smolov	Sergey Smolov	1.1
10238	Retrascope	Feature	Resolved	Normal	VerilogParser: '--library-file' cmdline option	Sergey Smolov	Sergey Smolov	1.1
9822	Verilog Translator	Bug	Resolved	Normal	ru.ispras.verilog.parser.VerilogIeeeTestCase.runTest_10_04_04_1: Starting points limit has been exhausted: 513	Sergey Smolov	Sergey Smolov	0.1
10166	Retrascope	Task	Resolved	Normal	rename some class fields & related methods	Sergey Smolov	Sergey Smolov	1.1
10125	Retrascope	Feature	Resolved	Normal	'--detailed' option for efsm-graphml-printer engine	Sergey Smolov	Sergey Smolov	1.1
10116	Retrascope	Feature	Resolved	Normal	command line option to check if solvers\model checkers that are used are installed properly	Sergey Smolov	Sergey Smolov	1.1
10115	Retrascope	Feature	Verified	Normal	'--version' command line option	Sergey Smolov	Sergey Smolov	1.1
10112	Retrascope	Feature	Resolved	Normal	'--no-phase' command line option for 'cfg-gadd-transformer' engine	Sergey Smolov	Sergey Smolov	1.1
10100	Trace Matcher	Feature	Resolved	Normal	"--boot-size <num>" command line option	Sergey Smolov	Sergey Smolov	0.1
10099	Trace Matcher	Feature	Resolved	Normal	"--start-addr <hex value>" command line option	Sergey Smolov	Sergey Smolov	0.1
10000	Retrascope	Task	Verified	Normal	README\ChangeLog -> README.md\ChangeLog.md	Sergey Smolov	Sergey Smolov	1.1
10082	Retrascope	Bug	New	Normal	WARNING: Illegal reflective access by org.python.core.PySystemState	Sergey Smolov	Sergey Smolov	1.1
10075	Retrascope	Bug	Resolved	Normal	python.jar: WARNING: An illegal reflective access operation has occurred at JDK 11	Sergey Smolov	Sergey Smolov	1.1
9964	Retrascope	Task	Verified	Normal	add HDL examples to project distribution	Sergey Smolov	Sergey Smolov	1.1
10058	Retrascope	Task	New	Normal	User documentation	Sergey Smolov	Sergey Smolov	1.2
9488	Retrascope	Task	New	Normal	CFG-GADD transformer backend that makes assignments index and range-free	Sergey Smolov	Sergey Smolov	1.2
10009	Verilog Translator	Task	Verified	Normal	README\ChangeLog -> README.md\ChangeLog.md	Sergey Smolov	Sergey Smolov	0.1
9986	QEMU4V	Task	New	Normal	check if QEMU4V features can be implemented as TCG plugin	Sergey Smolov	Sergey Smolov	0.3
9848	Verilog Translator	Bug	Verified	Normal	ru.ispras.verilog.parser.VerilogVisVerilog2SmvTestCase.runTest_Pci_Bus_Verilog_Mv_files_PciNorm: Function declaration '\$ND' has not been found	Sergey Smolov	Sergey Smolov	0.1
6448	Retrascope	Task	New	Low	mapping description language + IR + parser	Sergey Smolov	Sergey Smolov	2.0
6449	Retrascope	Task	New	Low	testbench generator taking test sequences and mappings as inputs	Sergey Smolov	Sergey Smolov	2.0
4363	Retrascope	Task	New	Low	Критерий кластеризации входных сигналов, основанный на GA	Sergey Smolov	Sergey Smolov	2.0
4521	Retrascope	Task	New	Low	Входной класс для генератора тестовой последовательности	Sergey Smolov	Sergey Smolov	2.0