public final class VerilogSpecify extends VerilogNode
VerilogSpecify
represents the abstract syntax of the specify construct.VerilogNode.Tag
AbstractNode.NodeKind
Modifier and Type | Field and Description |
---|---|
static VerilogNode.Tag |
TAG |
static java.util.EnumSet<VerilogNode.Tag> |
TAGS_CHILDREN |
Constructor and Description |
---|
VerilogSpecify(VerilogNode parent)
Creates a specify construct.
|
VerilogSpecify(VerilogSpecify other,
VerilogNode parent)
Creates a copy of the specify construct.
|
Modifier and Type | Method and Description |
---|---|
VerilogSpecify |
clone()
Clones the symbol table.
|
getAttributes, getParentNode, isActivity, isAssign, isAssignment, isAssignStatement, isAttribute, isBlockGenerate, isBlockStatement, isCaseGenerate, isCaseGenerateItem, isCaseStatement, isCaseStatementItem, isCode, isConnection, isDeclaration, isDelayedStatement, isDisableStatement, isGenerate, isIfGenerate, isIfGenerateBranch, isIfStatement, isIfStatementBranch, isInstantiation, isLoopGenerate, isLoopStatement, isModule, isNullStatement, isPathDeclaration, isPort, isPortConnection, isProcedure, isPulseStyle, isShowCancelled, isSpecify, isTable, isTableEntry, isTaskStatement, isTriggerStatement, isWaitStatement, setAttributes, union
add, find, getFullName, getName, getParent, getTag, hasName, hasScope, isTransparent, items, items, items, remove, replace, setName, setParent, setRedefinitionHandler, setTag, toString
addAll, findAroundRecursively, findAroundRecursively, findRecursively, findRecursively, getUpperTable, items, items, setUpperTable
public static final VerilogNode.Tag TAG
public static final java.util.EnumSet<VerilogNode.Tag> TAGS_CHILDREN
public VerilogSpecify(VerilogNode parent)
parent
- the parent node.public VerilogSpecify(VerilogSpecify other, VerilogNode parent)
other
- the specify construct to be copied.parent
- the parent node.public VerilogSpecify clone()
AbstractSymbolTable
clone
in class VerilogNode