Task #8191

Some Aarch64 registers disassemble

Added by Sergey Smolov about 1 month ago. Updated about 1 month ago.

Status:ClosedStart date:05/04/2017
Priority:NormalDue date:
Assignee:Sergey Smolov% Done:

100%

Category:QEMU coreSpent time:-
Target version:0.1
Detected in build:ispras.armv8.edition Published in build:0.1.6-beta-170504

Description

ELR_EL3
SPSR_EL3
SPSR_EL1
DLR_EL0
CPACR_EL1
MPIDR_EL1
PAR_EL1
TCR_EL1
TCR_EL2
VTTBR_EL2
VTCR_EL2
HCR_EL2

History

#1 Updated by Sergey Smolov about 1 month ago

  • Status changed from New to Open

DLR_EL0, MPIDR_EL1 registers seem to be skipped.

#2 Updated by Sergey Smolov about 1 month ago

Fixup: TTBR0_EL2, DLR_EL0, MPIDR_EL1 disassembling should be also performed.

#3 Updated by Sergey Smolov about 1 month ago

  • Status changed from Open to Resolved
  • % Done changed from 0 to 100

Done in 3a449485

#4 Updated by Sergey Smolov about 1 month ago

  • Subject changed from implement some Aarch64 registers & logging for them to Some Aarch64 registers disassemble
  • Status changed from Resolved to Verified

#5 Updated by Sergey Smolov about 1 month ago

  • Status changed from Verified to Closed
  • Published in build set to 0.1.6-beta-170504

Also available in: Atom PDF