Package ru.ispras.verilog.parser.model
Class VerilogCaseStatementItem
- java.lang.Object
-
- ru.ispras.verilog.parser.core.AbstractSymbolTable<Tag>
-
- ru.ispras.verilog.parser.core.AbstractNode<VerilogNode.Tag>
-
- ru.ispras.verilog.parser.model.VerilogNode
-
- ru.ispras.verilog.parser.model.VerilogCaseStatementItem
-
public final class VerilogCaseStatementItem extends VerilogNode
VerilogCaseStatementItem
represents case statement items.
-
-
Nested Class Summary
-
Nested classes/interfaces inherited from class ru.ispras.verilog.parser.model.VerilogNode
VerilogNode.Tag
-
Nested classes/interfaces inherited from class ru.ispras.verilog.parser.core.AbstractNode
AbstractNode.NodeKind
-
-
Field Summary
Fields Modifier and Type Field Description static VerilogNode.Tag
TAG
static java.util.EnumSet<VerilogNode.Tag>
TAGS_CHILDREN
-
Constructor Summary
Constructors Constructor Description VerilogCaseStatementItem(VerilogCaseStatementItem other, VerilogNode parent)
Creates a copy of the case item.VerilogCaseStatementItem(VerilogNode parent)
Creates a case item.
-
Method Summary
All Methods Instance Methods Concrete Methods Modifier and Type Method Description void
addExpression(VerilogExpression expression)
Adds the expression to the case.void
addExpressions(java.util.List<VerilogExpression> list)
Adds all the expressions to the case.VerilogCaseStatementItem
clone()
Clones the symbol table.VerilogExpression
getExpression()
Returns the condition associated with the case.java.util.List<VerilogExpression>
getExpressions()
Returns the expressions of the case.VerilogStatement
getStatement()
Returns the statement of the case.void
removeExpressions()
Removes all the expressions of the case.void
setStatement(VerilogStatement statement)
Sets the statement of the case.-
Methods inherited from class ru.ispras.verilog.parser.model.VerilogNode
getAttributes, getParentNode, isActivity, isAssertionStatement, isAssign, isAssignment, isAssignStatement, isAttribute, isBlockGenerate, isBlockStatement, isCaseGenerate, isCaseGenerateItem, isCaseStatement, isCaseStatementItem, isCode, isConnection, isDeclaration, isDelayedStatement, isDisableStatement, isGenerate, isIfGenerate, isIfGenerateBranch, isIfStatement, isIfStatementBranch, isInstantiation, isLoopGenerate, isLoopStatement, isModule, isNullStatement, isPathDeclaration, isPort, isPortConnection, isProcedure, isPropertyDeclaration, isPulseStyle, isSequenceDeclaration, isShowCancelled, isSpecify, isSvaPort, isTable, isTableEntry, isTaskStatement, isTriggerStatement, isWaitStatement, setAttributes, union
-
Methods inherited from class ru.ispras.verilog.parser.core.AbstractNode
add, find, getFullName, getName, getParent, getTag, hasName, hasScope, isTransparent, items, items, items, remove, replace, setName, setParent, setRedefinitionHandler, setTag, toString
-
Methods inherited from class ru.ispras.verilog.parser.core.AbstractSymbolTable
addAll, findAroundRecursively, findAroundRecursively, findRecursively, findRecursively, getUpperTable, items, items, setUpperTable
-
-
-
-
Field Detail
-
TAG
public static final VerilogNode.Tag TAG
-
TAGS_CHILDREN
public static final java.util.EnumSet<VerilogNode.Tag> TAGS_CHILDREN
-
-
Constructor Detail
-
VerilogCaseStatementItem
public VerilogCaseStatementItem(VerilogNode parent)
Creates a case item.- Parameters:
parent
- the parent node.
-
VerilogCaseStatementItem
public VerilogCaseStatementItem(VerilogCaseStatementItem other, VerilogNode parent)
Creates a copy of the case item.- Parameters:
other
- the case item to be copied.parent
- the parent node.
-
-
Method Detail
-
getExpressions
public java.util.List<VerilogExpression> getExpressions()
Returns the expressions of the case.- Returns:
- the list of expressions.
-
addExpression
public void addExpression(VerilogExpression expression)
Adds the expression to the case.- Parameters:
expression
- the expression to be added.
-
addExpressions
public void addExpressions(java.util.List<VerilogExpression> list)
Adds all the expressions to the case.- Parameters:
list
- The list of expressions.
-
removeExpressions
public void removeExpressions()
Removes all the expressions of the case.
-
getStatement
public VerilogStatement getStatement()
Returns the statement of the case.- Returns:
- the statement.
-
setStatement
public void setStatement(VerilogStatement statement)
Sets the statement of the case.- Parameters:
statement
- the statement to be set.
-
getExpression
public VerilogExpression getExpression()
Returns the condition associated with the case.- Returns:
- the case condition.
-
clone
public VerilogCaseStatementItem clone()
Description copied from class:AbstractSymbolTable
Clones the symbol table.- Specified by:
clone
in classVerilogNode
- Returns:
- a copy of the symbol table.
-
-