Class VerilogTransformerSvaStatement
- java.lang.Object
-
- ru.ispras.verilog.parser.walker.VerilogNodeVisitor
-
- ru.ispras.verilog.parser.walker.VerilogEmptyVisitor
-
- ru.ispras.verilog.parser.transformer.VerilogTransformer
-
- ru.ispras.verilog.parser.transformer.VerilogTransformerSvaStatement
-
- All Implemented Interfaces:
NodeVisitor<VerilogNode.Tag>
public class VerilogTransformerSvaStatement extends VerilogTransformer
VerilogTransformerSvaStatement
represents the transformer of assertion statements.
-
-
Nested Class Summary
-
Nested classes/interfaces inherited from interface ru.ispras.verilog.parser.core.NodeVisitor
NodeVisitor.Result
-
-
Constructor Summary
Constructors Constructor Description VerilogTransformerSvaStatement(java.util.Map<java.lang.String,SvaInstantiation> instances)
-
Method Summary
All Methods Instance Methods Concrete Methods Modifier and Type Method Description ru.ispras.fortress.expression.Node
transform(ru.ispras.fortress.expression.Node node)
-
Methods inherited from class ru.ispras.verilog.parser.transformer.VerilogTransformer
onAssertionStatementBegin, onAssignBegin, onAssignStatementBegin, onCaseStatementBegin, onCaseStatementItemBegin, onDeclarationBegin, onDelayedStatementBegin, onIfStatementBegin, onLoopStatementBegin, onSvaInstanceBegin, onTaskStatementBegin, onWaitStatementBegin, run
-
Methods inherited from class ru.ispras.verilog.parser.walker.VerilogEmptyVisitor
onActivityBegin, onActivityEnd, onAssertionStatementEnd, onAssignEnd, onAssignmentBegin, onAssignmentEnd, onAssignStatementEnd, onAttributeBegin, onAttributeEnd, onBlockGenerateBegin, onBlockGenerateEnd, onBlockStatementBegin, onBlockStatementEnd, onCaseGenerateBegin, onCaseGenerateEnd, onCaseGenerateItemBegin, onCaseGenerateItemEnd, onCaseStatementEnd, onCaseStatementItemEnd, onCodeBegin, onCodeEnd, onDeclarationEnd, onDefineParameterBegin, onDefineParameterEnd, onDelayedStatementEnd, onDisableStatementBegin, onDisableStatementEnd, onGenerateBegin, onGenerateEnd, onIfGenerateBegin, onIfGenerateBranchBegin, onIfGenerateBranchEnd, onIfGenerateEnd, onIfStatementBranchBegin, onIfStatementBranchEnd, onIfStatementEnd, onInstantiationBegin, onInstantiationEnd, onLoopGenerateBegin, onLoopGenerateEnd, onLoopStatementEnd, onModuleBegin, onModuleEnd, onNullStatementBegin, onNullStatementEnd, onPathDeclarationBegin, onPathDeclarationEnd, onPortBegin, onPortConnectionBegin, onPortConnectionEnd, onPortEnd, onProcedureBegin, onProcedureEnd, onPropertyDeclarationBegin, onPropertyDeclarationEnd, onPulseStyleBegin, onPulseStyleEnd, onSequenceDeclarationBegin, onSequenceDeclarationEnd, onShowCancelledBegin, onShowCancelledEnd, onSpecifyBegin, onSpecifyEnd, onSvaInstanceEnd, onTableBegin, onTableEnd, onTableEntryBegin, onTableEntryEnd, onTaskStatementEnd, onTriggerStatementBegin, onTriggerStatementEnd, onWaitStatementEnd
-
Methods inherited from class ru.ispras.verilog.parser.walker.VerilogNodeVisitor
onBegin, onEnd
-
-
-
-
Constructor Detail
-
VerilogTransformerSvaStatement
public VerilogTransformerSvaStatement(java.util.Map<java.lang.String,SvaInstantiation> instances)
-
-
Method Detail
-
transform
public ru.ispras.fortress.expression.Node transform(ru.ispras.fortress.expression.Node node)
- Specified by:
transform
in classVerilogTransformer
-
-