Package ru.ispras.verilog.parser.model
Class VerilogLoopGenerate
- java.lang.Object
-
- ru.ispras.verilog.parser.core.AbstractSymbolTable<Tag>
-
- ru.ispras.verilog.parser.core.AbstractNode<VerilogNode.Tag>
-
- ru.ispras.verilog.parser.model.VerilogNode
-
- ru.ispras.verilog.parser.model.VerilogLoopGenerate
-
public final class VerilogLoopGenerate extends VerilogNode
VerilogLoopGenerate
represents generate loops.
-
-
Nested Class Summary
-
Nested classes/interfaces inherited from class ru.ispras.verilog.parser.model.VerilogNode
VerilogNode.Tag
-
Nested classes/interfaces inherited from class ru.ispras.verilog.parser.core.AbstractNode
AbstractNode.NodeKind
-
-
Field Summary
Fields Modifier and Type Field Description static VerilogNode.Tag
TAG
static java.util.EnumSet<VerilogNode.Tag>
TAGS_CHILDREN
-
Constructor Summary
Constructors Constructor Description VerilogLoopGenerate(VerilogLoopGenerate other, VerilogNode parent)
Creates a copy of the generate loop.VerilogLoopGenerate(VerilogNode parent)
Creates a generate loop.
-
Method Summary
All Methods Instance Methods Concrete Methods Modifier and Type Method Description VerilogLoopGenerate
clone()
Clones the symbol table.VerilogExpression
getExpression()
Returns the continue condition of the loop.VerilogBlockGenerate
getGenerate()
Returns the loop body.VerilogAssignment
getInitialization()
Returns the initialization assignment of the loop.VerilogAssignment
getIteration()
Returns the iteration assignment of the loop.void
setExpression(VerilogExpression expression)
Sets the continue condition of the loop.void
setGenerate(VerilogBlockGenerate generate)
Sets the loop body.void
setInitialization(VerilogAssignment initialization)
Sets the initialization assignment of the loop.void
setIteration(VerilogAssignment iteration)
Sets the iteration assignment of the loop.-
Methods inherited from class ru.ispras.verilog.parser.model.VerilogNode
getAttributes, getParentNode, isActivity, isAssertionStatement, isAssign, isAssignment, isAssignStatement, isAttribute, isBlockGenerate, isBlockStatement, isCaseGenerate, isCaseGenerateItem, isCaseStatement, isCaseStatementItem, isCode, isConnection, isDeclaration, isDelayedStatement, isDisableStatement, isGenerate, isIfGenerate, isIfGenerateBranch, isIfStatement, isIfStatementBranch, isInstantiation, isLoopGenerate, isLoopStatement, isModule, isNullStatement, isPathDeclaration, isPort, isPortConnection, isProcedure, isPropertyDeclaration, isPulseStyle, isSequenceDeclaration, isShowCancelled, isSpecify, isSvaPort, isTable, isTableEntry, isTaskStatement, isTriggerStatement, isWaitStatement, setAttributes, union
-
Methods inherited from class ru.ispras.verilog.parser.core.AbstractNode
add, find, getFullName, getName, getParent, getTag, hasName, hasScope, isTransparent, items, items, items, remove, replace, setName, setParent, setRedefinitionHandler, setTag, toString
-
Methods inherited from class ru.ispras.verilog.parser.core.AbstractSymbolTable
addAll, findAroundRecursively, findAroundRecursively, findRecursively, findRecursively, getUpperTable, items, items, setUpperTable
-
-
-
-
Field Detail
-
TAG
public static final VerilogNode.Tag TAG
-
TAGS_CHILDREN
public static final java.util.EnumSet<VerilogNode.Tag> TAGS_CHILDREN
-
-
Constructor Detail
-
VerilogLoopGenerate
public VerilogLoopGenerate(VerilogNode parent)
Creates a generate loop.- Parameters:
parent
- the parent node.
-
VerilogLoopGenerate
public VerilogLoopGenerate(VerilogLoopGenerate other, VerilogNode parent)
Creates a copy of the generate loop.- Parameters:
other
- the generate loop to be copied.parent
- the parent node.
-
-
Method Detail
-
getInitialization
public VerilogAssignment getInitialization()
Returns the initialization assignment of the loop.- Returns:
- the initialization assignment.
-
setInitialization
public void setInitialization(VerilogAssignment initialization)
Sets the initialization assignment of the loop.- Parameters:
initialization
- the assignment to be set.
-
getExpression
public VerilogExpression getExpression()
Returns the continue condition of the loop.- Returns:
- the condition.
-
setExpression
public void setExpression(VerilogExpression expression)
Sets the continue condition of the loop.- Parameters:
expression
- the condition to be set.
-
getIteration
public VerilogAssignment getIteration()
Returns the iteration assignment of the loop.- Returns:
- the iteration assignment.
-
setIteration
public void setIteration(VerilogAssignment iteration)
Sets the iteration assignment of the loop.- Parameters:
iteration
- the assignment to be set.
-
getGenerate
public VerilogBlockGenerate getGenerate()
Returns the loop body.- Returns:
- the loop body.
-
setGenerate
public void setGenerate(VerilogBlockGenerate generate)
Sets the loop body.- Parameters:
generate
- the body to be set.
-
clone
public VerilogLoopGenerate clone()
Description copied from class:AbstractSymbolTable
Clones the symbol table.- Specified by:
clone
in classVerilogNode
- Returns:
- a copy of the symbol table.
-
-