Package ru.ispras.verilog.parser.model
Class VerilogCaseGenerateItem
- java.lang.Object
-
- ru.ispras.verilog.parser.core.AbstractSymbolTable<Tag>
-
- ru.ispras.verilog.parser.core.AbstractNode<VerilogNode.Tag>
-
- ru.ispras.verilog.parser.model.VerilogNode
-
- ru.ispras.verilog.parser.model.VerilogCaseGenerateItem
-
public final class VerilogCaseGenerateItem extends VerilogNode
VerilogCaseGenerateItem
represents generate case items.
-
-
Nested Class Summary
-
Nested classes/interfaces inherited from class ru.ispras.verilog.parser.model.VerilogNode
VerilogNode.Tag
-
Nested classes/interfaces inherited from class ru.ispras.verilog.parser.core.AbstractNode
AbstractNode.NodeKind
-
-
Field Summary
Fields Modifier and Type Field Description static VerilogNode.Tag
TAG
static java.util.EnumSet<VerilogNode.Tag>
TAGS_CHILDREN
-
Constructor Summary
Constructors Constructor Description VerilogCaseGenerateItem(VerilogCaseGenerateItem other, VerilogNode parent)
Creates a copy of the generate case item.VerilogCaseGenerateItem(VerilogNode parent)
Creates a generate case item.
-
Method Summary
All Methods Instance Methods Concrete Methods Modifier and Type Method Description void
addExpression(VerilogExpression expression)
Adds the expression to the case.VerilogCaseGenerateItem
clone()
Clones the symbol table.VerilogExpression
getExpression()
Returns the condition associated with the case.java.util.List<VerilogExpression>
getExpressions()
Returns the expressions of the case.VerilogBlockGenerate
getGenerate()
Returns the generate block of the case.void
setGenerate(VerilogBlockGenerate generate)
Sets the generate block of the case.-
Methods inherited from class ru.ispras.verilog.parser.model.VerilogNode
getAttributes, getParentNode, isActivity, isAssertionStatement, isAssign, isAssignment, isAssignStatement, isAttribute, isBlockGenerate, isBlockStatement, isCaseGenerate, isCaseGenerateItem, isCaseStatement, isCaseStatementItem, isCode, isConnection, isDeclaration, isDelayedStatement, isDisableStatement, isGenerate, isIfGenerate, isIfGenerateBranch, isIfStatement, isIfStatementBranch, isInstantiation, isLoopGenerate, isLoopStatement, isModule, isNullStatement, isPathDeclaration, isPort, isPortConnection, isProcedure, isPropertyDeclaration, isPulseStyle, isSequenceDeclaration, isShowCancelled, isSpecify, isSvaPort, isTable, isTableEntry, isTaskStatement, isTriggerStatement, isWaitStatement, setAttributes, union
-
Methods inherited from class ru.ispras.verilog.parser.core.AbstractNode
add, find, getFullName, getName, getParent, getTag, hasName, hasScope, isTransparent, items, items, items, remove, replace, setName, setParent, setRedefinitionHandler, setTag, toString
-
Methods inherited from class ru.ispras.verilog.parser.core.AbstractSymbolTable
addAll, findAroundRecursively, findAroundRecursively, findRecursively, findRecursively, getUpperTable, items, items, setUpperTable
-
-
-
-
Field Detail
-
TAG
public static final VerilogNode.Tag TAG
-
TAGS_CHILDREN
public static final java.util.EnumSet<VerilogNode.Tag> TAGS_CHILDREN
-
-
Constructor Detail
-
VerilogCaseGenerateItem
public VerilogCaseGenerateItem(VerilogNode parent)
Creates a generate case item.- Parameters:
parent
- the parent node.
-
VerilogCaseGenerateItem
public VerilogCaseGenerateItem(VerilogCaseGenerateItem other, VerilogNode parent)
Creates a copy of the generate case item.- Parameters:
other
- the generate case item to be copied.parent
- the parent node.
-
-
Method Detail
-
getExpressions
public java.util.List<VerilogExpression> getExpressions()
Returns the expressions of the case.- Returns:
- the list of expressions.
-
addExpression
public void addExpression(VerilogExpression expression)
Adds the expression to the case.- Parameters:
expression
- the expression to be added.
-
getGenerate
public VerilogBlockGenerate getGenerate()
Returns the generate block of the case.- Returns:
- the generate block.
-
setGenerate
public void setGenerate(VerilogBlockGenerate generate)
Sets the generate block of the case.- Parameters:
generate
- the generate block to be set.
-
getExpression
public VerilogExpression getExpression()
Returns the condition associated with the case.- Returns:
- the case condition.
-
clone
public VerilogCaseGenerateItem clone()
Description copied from class:AbstractSymbolTable
Clones the symbol table.- Specified by:
clone
in classVerilogNode
- Returns:
- a copy of the symbol table.
-
-