public final class VerilogTaskStatement extends VerilogStatement
VerilogTaskStatement
represents task statements.VerilogNode.Tag
AbstractNode.NodeKind
Modifier and Type | Field and Description |
---|---|
static VerilogNode.Tag |
TAG |
static java.util.EnumSet<VerilogNode.Tag> |
TAGS_CHILDREN |
TAGS
Constructor and Description |
---|
VerilogTaskStatement(VerilogNode parent)
Creates a task statement.
|
VerilogTaskStatement(VerilogTaskStatement other,
VerilogNode parent) |
Modifier and Type | Method and Description |
---|---|
void |
addArgument(VerilogExpression argument)
Adds the argument to the task statement.
|
VerilogTaskStatement |
clone()
Clones the symbol table.
|
java.util.List<VerilogExpression> |
getArguments()
Returns the arguments of the task statement.
|
VerilogProcedure |
getDeclaration()
Returns the task declaration.
|
VerilogPath |
getPath()
Returns the path to the task.
|
void |
setDeclaration(VerilogProcedure declaration)
Sets the task declaration.
|
void |
setPath(VerilogPath path)
Sets the path of the task.
|
getAttributes, getParentNode, isActivity, isAssign, isAssignment, isAssignStatement, isAttribute, isBlockGenerate, isBlockStatement, isCaseGenerate, isCaseGenerateItem, isCaseStatement, isCaseStatementItem, isCode, isConnection, isDeclaration, isDelayedStatement, isDisableStatement, isGenerate, isIfGenerate, isIfGenerateBranch, isIfStatement, isIfStatementBranch, isInstantiation, isLoopGenerate, isLoopStatement, isModule, isNullStatement, isPathDeclaration, isPort, isPortConnection, isProcedure, isPulseStyle, isShowCancelled, isSpecify, isTable, isTableEntry, isTaskStatement, isTriggerStatement, isWaitStatement, setAttributes, union
add, find, getFullName, getName, getParent, getTag, hasName, hasScope, isTransparent, items, items, items, remove, replace, setName, setParent, setRedefinitionHandler, setTag, toString
addAll, findAroundRecursively, findAroundRecursively, findRecursively, findRecursively, getUpperTable, items, items, setUpperTable
public static final VerilogNode.Tag TAG
public static final java.util.EnumSet<VerilogNode.Tag> TAGS_CHILDREN
public VerilogTaskStatement(VerilogNode parent)
parent
- the parent node.public VerilogTaskStatement(VerilogTaskStatement other, VerilogNode parent)
public VerilogPath getPath()
public void setPath(VerilogPath path)
path
- the path to be set.public java.util.List<VerilogExpression> getArguments()
public void addArgument(VerilogExpression argument)
argument
- the argument to be added.public VerilogProcedure getDeclaration()
public void setDeclaration(VerilogProcedure declaration)
declaration
- the task declaration to be set.public VerilogTaskStatement clone()
AbstractSymbolTable
clone
in class VerilogStatement