public final class VerilogNullStatement extends VerilogStatement
VerilogNullStatement
represents null statements.VerilogNode.Tag
AbstractNode.NodeKind
Modifier and Type | Field and Description |
---|---|
static VerilogNode.Tag |
TAG |
static java.util.EnumSet<VerilogNode.Tag> |
TAGS_CHILDREN |
TAGS
Constructor and Description |
---|
VerilogNullStatement(VerilogNode parent)
Creates a null statement.
|
VerilogNullStatement(VerilogNullStatement other,
VerilogNode parent)
Creates a copy of the null statement.
|
Modifier and Type | Method and Description |
---|---|
VerilogNullStatement |
clone()
Clones the symbol table.
|
getAttributes, getParentNode, isActivity, isAssign, isAssignment, isAssignStatement, isAttribute, isBlockGenerate, isBlockStatement, isCaseGenerate, isCaseGenerateItem, isCaseStatement, isCaseStatementItem, isCode, isConnection, isDeclaration, isDelayedStatement, isDisableStatement, isGenerate, isIfGenerate, isIfGenerateBranch, isIfStatement, isIfStatementBranch, isInstantiation, isLoopGenerate, isLoopStatement, isModule, isNullStatement, isPathDeclaration, isPort, isPortConnection, isProcedure, isPulseStyle, isShowCancelled, isSpecify, isTable, isTableEntry, isTaskStatement, isTriggerStatement, isWaitStatement, setAttributes, union
add, find, getFullName, getName, getParent, getTag, hasName, hasScope, isTransparent, items, items, items, remove, replace, setName, setParent, setRedefinitionHandler, setTag, toString
addAll, findAroundRecursively, findAroundRecursively, findRecursively, findRecursively, getUpperTable, items, items, setUpperTable
public static final VerilogNode.Tag TAG
public static final java.util.EnumSet<VerilogNode.Tag> TAGS_CHILDREN
public VerilogNullStatement(VerilogNode parent)
parent
- the parent node.public VerilogNullStatement(VerilogNullStatement other, VerilogNode parent)
other
- the null statement to be copied.parent
- the parent node.public VerilogNullStatement clone()
AbstractSymbolTable
clone
in class VerilogStatement